SMJ320C80 Datasheet, PDF (101/157 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

transfer cycles (continued)
State
CLKOUT
CT[2:0]
AS[2:0]
BS[1:0]
PS[3:0]
SMJ320C80
DIGITAL SIGNAL PROCESSOR
SGUS025B – AUGUST 1998 – REVISED JUNE 2002
r1
r2
r3
r5
r6 rspin c1
c2
rl
6
UTIME
FAULT
READY
RETRY
STATUS[5:0]
Cycle Type
PAC
RL
A[31:0]
Row
Tap Point
RAS
CAS/DQM[7:0]
DSF
TRG/CAS
W
D[63:0]
0 for Full Transfer, 1 for Split Transfer
DBEN
DDIN
For user-modified timing:
UTIME
RAS
CAS/DQM[7:0]
Figure 80. 2-Cycle/Column Write-Transfer and Split-Register Write-Transfer-Cycle Timing
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
101