SMJ320C80 Datasheet, PDF (29/157 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

SMJ320C80
DIGITAL SIGNAL PROCESSOR
SGUS025B – AUGUST 1998 – REVISED JUNE 2002
MP interrupt vectors
Table 2 and Table 3 show the MP interrupts and traps and their vector addresses.
IE BIT
(TRAP#)
0
2
3
5
6
7
8
9
10
11
12
14
15
16
17
18
19
25
26
27
28
29
30
31
NAME
ie
fi
fz
fo
fu
fx
f0
f1
ti
x1
x2
mf
io
p0
p1
p2
p3
mi
pc
pb
bp
x3
x4
pe
Table 2. Maskable Interrupts
VECTOR
ADDRESS
0x01010180
0x01010188
0x0101018C
0x01010194
0x01010198
0x0101019C
0x010101A0
0x010101A4
0x010101A8
0x010101AC
0x010101B0
0x010101B8
0x010101BC
0x010101C0
0x010101C4
0x010101C8
0x010101CC
0x010101E4
0x010101E8
0x010101EC
0x010101F0
0x010101F4
0x010101F8
0x010101FC
MASKABLE INTERRUPT
Floating-point invalid
Floating-point divide-by-zero
Floating-point overflow
Floating-point underflow
Floating-point inexact
Reserved
Reserved
MP timer interrupt
External interrupt 1 (EINT1)
External interrupt 2 (EINT2)
Memory fault
Integer overflow
PP0 message interrupt
PP1 message interrupt
Reserved
Reserved
MP message interrupt
Packet-transfer complete
Packet-transfer busy
Bad packet transfer
External interrupt 3 (EINT3)
External interrupt 4 (LINT4)
PP error
TRAP
NUMBER
32
33
34
35
36
37
38
39
72
to
415
NAME
e1
e2
e3
e4
fe
er
Table 3. Nonmaskable Traps
VECTOR
ADDRESS
0x01010200
0x01010204
0x01010208
0x0101020C
0x01010210
0x01010214
0x01010218
0x0101021C
NONMASKABLE TRAP
Emulator trap1 (reserved)
Emulator trap2 (reserved)
Emulator trap3 (reserved)
Emulator trap4 (reserved)
Floating-point error
Reserved
Illegal MP instruction
Reserved
0x010102A0 to
0x010107FC
System- or user-defined
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
29