SMJ320C80 Datasheet, PDF (48/157 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

SMJ320C80
DIGITAL SIGNAL PROCESSOR
SGUS025B – AUGUST 1998 – REVISED JUNE 2002
PP address-unit architecture
The PP has both a local- and global-address unit which operate independently of each other. The address units
support twelve different addressing modes. In place of performing a memory access, either or both of the
address units can perform an address computation that is written directly to a PP register instead of being used
for a memory access. This address unit arithmetic provides additional arithmetic operation to supplement the
data unit during compute-intensive algorithms.
From Global
Destination Bus
To Global
Offset Source Bus
From Global
Destination Bus
Offset
To Global
Source Bus
sp = a6 (local)
sp = a14 (global)
a0–a4
(a7 = 0)
x0–x2
a8–a12
(a15 = 0)
x8–x10
pba dba
PP-Relative
Multiplexer
Index Multiplexer
Index Scaler
Scale
Data Size
pba, dba
PP-Relative
Multiplexer
Index Multiplexer
Index Scaler
Scale
Data Size
32-Bit Adder/Subtracter Unit
32-Bit Adder/Subtracter Unit
Preindex/Postindex
Multiplexer
Local-Address Port
Preindex/Postindex
Preindex/Postindex
Multiplexer
Global-Address Port
Figure 44. Address-Unit Architecture
Preindex/Postindex
48
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443