SMJ320C80 Datasheet, PDF (141/157 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

SMJ320C80
DIGITAL SIGNAL PROCESSOR
SGUS025A – AUGUST 1998 – REVISED JUNE 2002
local bus timing: 2-cycle/column CAS timing
These timing parameters apply to the CAS/DQM[7:0] signals during 2-cycle-per-column memory accesses
only. They should be used in place of the general output and data input timing parameters when the
2-cycle/column (nonuser-timed) cycle timing is selected (CT[2:0] inputs = 0b110). The value n as used in the
parameters represents the integral number of half cycles between the transitions of the signals in question.
NO
42 tw(CASH)
43 tw(CASL)
44 th(OUTV-CASL)
45 th(CASL-OUTV)
46 ta(CASL-DV)
47 th(CASH-DV)
Pulse duration, CAS/DQM high
Pulse duration, CAS/DQM low
Hold time, CAS/DQM high after output valid
D[63:0]
A[31:0], STATUS[5:0]
DBEN, DDIN, DSF, RAS, RL, TRG/CAS, W
Hold time, output valid after CAS/DQM low
Access time, data valid from CAS/DQM low
Hold time, data valid after CAS/DQM high
MIN
tH–2
3tH–9.5
MAX
UNIT
ns
ns
ntH–4.5
ntH–4.0
ns
ntH–3
ntH–9.5
ns
3tH–12 ns
2
ns
tH
tH
tH
tH
tH
tH
tH
tH
tH
tH
CLKOUT
CAS/DQM[7:0]
44
42
43
45
Output
D[63:0]
47
46
Figure 116. 2-Cycle/Column CAS Timing
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
141