SMJ320C80 Datasheet, PDF (53/157 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

PP opcode formats (continued)
SMJ320C80
DIGITAL SIGNAL PROCESSOR
SGUS025B – AUGUST 1998 – REVISED JUNE 2002
Table 12. Data Unit Mnemonics
MNEMONIC
A
ALU Operation
class
cond
dst
dst1
dst2
dstbank
imm.src2
32-Bit Immediate
oper
Operation
src1
src2
src3
src4
s1bnk
FUNCTION
A = 1 selects arithmetic operations, A = 0 selects Boolean operations
For Boolean operation (A = 0), select the eight ALU function signals. For arithmetic operation (A = 1), odd bits specify the
ALU function and even bits define the ALU function modifiers.
Operation class: determines routing of ALU operands
condition code
D register destination or lower 3 bits of non-D register code
ALU dest. for MPY||ADD, MPY||EALU, or EALU||ROTATE operation. D register or lower 3 bits of non-D register code
Multiply dest. for MPY||ADD or MPY||EALU operation, or rotate dest. for EALU||ROTATE operation. D register
ALU register bank
5-bit immediate for src2 of ALU operation
32-bit immediate for src2 of ALU operation
Six-operand data unit operation (MPY||ADD, MPY||SADD, MPY||EALU, EALU||ROTATE, divi)
Miscellaneous operation
ALU source 1 register code (D register unless srcbank or s1bnk is used)
D register used as ALU source 2
D register for multiplier source (MPY||ADD or MPY||EALU) or rotate amount (EALU||ROTATE)
D reg. for ALU C port operand or EALU||ROTATE mask generator input or multiplier source 2 for MPY||ADD, MPY||EALU
Bits 5-3 of src1 register code (bit 6 assumed to be 0)
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
53