SMJ320C80 Datasheet, PDF (123/157 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

SMJ320C80
DIGITAL SIGNAL PROCESSOR
SGUS025B – AUGUST 1998 – REVISED JUNE 2002
SVRAM transfer cycles (continued)
State
Col Pipe
r1
r2
r3
r5
r6
col
col
col
r1
c1
c2
c3
CLKOUT
CT[2:0]
010
AS[2:0]
BS[1:0]
PS[3:0]
UTIME
FAULT
READY
RETRY
STATUS[5:0]
Cycle Type
PAC
Idle
DCAB
RL
A[31:0]
Row
Tap Pt.
RAS
CAS/DQM[7:0]
DSF
0 For Full, 1 For Split
TRG/CAS
W
D[63:0]
DBEN
DDIN
Command
ACTV
RTR
DCAB
Figure 100. SVRAM Burst-Length 2, 2-Cycle Latency Read-Transfer Cycle Timing
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
123