SMJ320C80 Datasheet, PDF (111/157 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

SDRAM read cycles (continued)
State
r1
r2
r3
Col Pipe
CLKOUT
SMJ320C80
DIGITAL SIGNAL PROCESSOR
SGUS025B – AUGUST 1998 – REVISED JUNE 2002
r5
r6
col
col
col
col
col
r1
Col A
c1
c2
c3
Col B
c1
c2
c3
Col C
c1
c2
c3
Col D
c1
c2
c3
CT[2:0]
0
AS[2:0]
BS[1:0]
PS[3:0]
UTIME
FAULT
READY
RETRY
STATUS[5:0]
Cycle Type
PAC
PAC
PAC
PAC DCAB
RL
A[31:0]
Row
Col A Col B Col C Col D
RAS
CAS/DQM[7:0]
DSF
TRG/CAS
W
D[63:0]
A
B
C
D
DBEN
0 For Normal Read, 1 For PDPT read
DDIN
Command
ACTV
READ READ READ READ DCAB
Figure 88. SDRAM Burst-Length 1, 2-Cycle Latency Read-Cycle Timing
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
111