SMJ320C80 Datasheet, PDF (54/157 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

SMJ320C80
DIGITAL SIGNAL PROCESSOR
SGUS025B – AUGUST 1998 – REVISED JUNE 2002
PP opcode formats (continued)
MNEMONIC
0bank
Adstbank
As1bank
bank
c
C
cond
d
D
dst
dstbank
e
g
Ga
Gim / X
Gmode
Grm
itm
L
La
Lim / X
Lmode
Lrm
N
r
reg
s
size
src
srcbank
V
Z
–
Table 13. Parallel Transfer Mnemonics
FUNCTION
Bits 5–3 of global transfer source/destination register code (bit 6 assumed to be 0)
Bits 6–3 of ALU destination register code
Bits 6–3 of ALU source 1 register code
Bits 6–3 of global (or local) store source or load destination
Conditional choice of D register for src1 operand of the ALU
Protect status register’s carry bit
Condition code
D register or lower 3 bits of register code for local transfer source/destination
Duplicate least significant data during moves
The three lowest bits of the register code for move or field-move destination
Bits 6–3 of move destination register code
Sign-extend local (bit 31), sign-extend global (bit 9)
Conditional global transfer
Global address register for load, store, or address unit arithmetic
Global address unit immediate offset or index register
Global unit addressing mode
Global PP-relative addressing mode
Number of items selected for field-extract move
L = 1 selects load operation, L = 0 selects store/address unit arithmetic operation
Local address register for load, store, or address unit arithmetic
Local address unit immediate offset or index register
Local unit addressing mode
Local PP-relative addressing mode
Protect status register’s negative bit
Conditional write of ALU result
Register number used with bank or 0bank for global load, store, or address unit arithmetic
Enable index scaling. Additional index bit for byte accesses or arithmetic operations (bit 28, local; bit 6, global)
Size of data transfer (bits 30–29, local; bits 8–7, global)
Three lowest bits of register code for register-register move source or non-field moves. D register source for field move
Bits 6–3 of register code for register-register move source
Protect status register’s overflow bit
Protect status register’s zero bit
Unused bit (fill with 0)
54
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443