English
Language : 

PIC18F6X2X Datasheet, PDF (244/386 Pages) Microchip Technology – 64/80-Pin High Performance, 64-Kbyte Enhanced FLASH Microcontrollers with A/D
PIC18F6X2X/8X2X
FIGURE 20-3:
A/D CONVERSION TAD CYCLES
TCY - TAD TAD1 TAD2 TAD3 TAD4 TAD5 TAD6 TAD7 TAD8 TAD9 TAD10 TAD11
b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 b0
Conversion starts
Holding capacitor is disconnected from analog input (typically 100 ns)
Set GO bit
Next Q4: ADRESH/ADRESL is loaded, GO bit is cleared,
ADIF bit is set, holding capacitor is connected to analog input.
TABLE 20-2: SUMMARY OF A/D REGISTERS
Name
Bit 7
Bit 6
Bit 5 Bit 4 Bit 3 Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Value on
all other
RESETS
INTCON
GIE/
GIEH
PEIE/ TMR0IE INT0IE RBIE TMR0IF INT0IF
GIEL
RBIF 0000 0000 0000 0000
PIR1
PSPIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0000 0000 0000 0000
PIE1
PSPIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 0000 0000 0000 0000
IPR1
PSPIP ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 1111 1111 1111 1111
PIR2
—
CMIF
—
—
BCLIF LVDIF TMR3IF CCP2IF -0-- 0000 -0-- 0000
PIE2
—
CMIE
—
—
BCLIE LVDIE TMR3IE CCP2IE -0-- 0000 -0-- 0000
IPR2
—
CMIP
—
—
BCLIP LVDIP TMR3IP CCP2IP -0-- 0000 -0-- 0000
ADRESH A/D Result Register High Byte
xxxx xxxx uuuu uuuu
ADRESL A/D Result Register Low Byte
xxxx xxxx uuuu uuuu
ADCON0
—
—
CHS3 CHS3 CHS1 CHS0 GO/DONE ADON --00 0000 --00 0000
ADCON1
—
—
VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0 --00 0000 --00 0000
ADCON2 ADFM
—
ACQT2 ACQT1 ACQT0 ADCS2 ADCS1 ADCS0 0--- -000 0--- -000
PORTA
—
RA6
RA5
RA4 RA3
RA2
RA1
RA0 --0x 0000 --0u 0000
TRISA
— PORTA Data Direction Register
--11 1111 --11 1111
PORTF
RF7
RF6
RF5
RF4
RF3
RF2
RF1
RF0 x000 0000 u000 0000
LATF
LATF7 LATF6 LATF5 LATF4 LATF3 LATF2 LATF1 LATF0 xxxx xxxx uuuu uuuu
TRISF
PORTH(1)
LATH(1)
TRISH(1)
PORTF Data Direction Control Register
RH7
RH6
RH5
RH4
LATH7 LATH6 LATH5 LATH4
PORTH Data Direction Control Register
RH3
LATH3
RH2
LATH2
RH1
LATH1
RH0
LATH0
1111 1111
0000 xxxx
xxxx xxxx
1111 1111
1111 1111
0000 xxxx
uuuu uuuu
1111 1111
Legend: x = unknown, u = unchanged, - = unimplemented, read as ‘0’. Shaded cells are not used for A/D conversion.
Note 1: Implemented on PIC18F8X2X devices only.
DS39612A-page 242
Advance Information
 2003 Microchip Technology Inc.