PIC18F6X2X Datasheet, PDF(157/386 Page) Microchip Technology – 64/80-Pin High Performance, 64-Kbyte Enhanced FLASH Microcontrollers with A/D

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC18F6X2X Datasheet, PDF (157/386 Pages) Microchip Technology – 64/80-Pin High Performance, 64-Kbyte Enhanced FLASH Microcontrollers with A/D

◁

PIC18F6X2X/8X2X

TABLE 16-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on

POR, BOR

Value on

all other

RESETS

INTCON

GIE/GIEH PEIE/GIEL TMR0IE INT0IE

RBIE TMR0IF INT0IF RBIF 0000 0000 0000 0000

RCON

IPEN

â

â

RI

TO

PD

POR

BOR 0--1 11qq 0--q qquu

PIR1

PSPIF

ADIF

RCIF

TXIF

SSPIF CCP1IF TMR2IF TMR1IF 0000 0000 0000 0000

PIE1

PSPIE ADIE

RCIE

TXIE

SSPIE CCP1IE TMR2IE TMR1IE 0000 0000 0000 0000

IPR1

PSPIP ADIP

RCIP

TXIP

SSPIP CCP1IP TMR2IP TMR1IP 1111 1111 1111 1111

PIR2

â

CMIE

â

EEIE

BCLIF LVDIF TMR3IF CCP2IF -0-0 0000 ---0 0000

PIE2

â

CMIF

â

EEIF

BCLIE LVDIE TMR3IE CCP2IE -0-0 0000 ---0 0000

IPR2

â

CMIP

â

EEIP

BCLIP LVDIP TMR3IP CCP2IP -1-1 1111 ---1 1111

PIR3

â

â

RC2IF TX2IF TMR4IF CCP5IF CCP4IF CCP3IF --00 0000 --00 0000

PIE3

â

â

RC2IE TX2IE TMR4IE CCP5IE CCP4IE CCP3IE --00 0000 --00 0000

IPR3

â

â

RC2IP TX2IP TMR4IP CCP5IP CCP4IP CCP3IP --11 1111 --11 1111

TRISC

PORTC Data Direction Register

1111 1111 1111 1111

TMR1L

Holding Register for the Least Significant Byte of the 16-bit TMR1 Register

xxxx xxxx uuuu uuuu

TMR1H

Holding Register for the Most Significant Byte of the 16-bit TMR1 Register

xxxx xxxx uuuu uuuu

T1CON

RD16

â T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0-00 0000 u-uu uuuu

TMR3H

Timer3 Register High Byte

xxxx xxxx uuuu uuuu

TMR3L

Timer3 Register Low Byte

xxxx xxxx uuuu uuuu

T3CON

RD16 T3CCP2 T3CKPS1 T3CKPS0

CCPRxL(1) Capture/Compare/PWM Register x (LSB)

CCPRxH(1) Capture/Compare/PWM Register x (MSB)

CCPxCON(1) â

â

DCxB1 DCxB0

T3CCP1

CCPxM3

T3SYNC TMR3CS TMR3ON 0000 0000 uuuu uuuu

xxxx xxxx uuuu uuuu

xxxx xxxx uuuu uuuu

CCPxM2 CCPxM1 CCPxM0 --00 0000 --00 0000

Legend:

Note 1:

x = unknown, u = unchanged, - = unimplemented, read as â0â.

Shaded cells are not used by Capture and Compare, Timer1 or Timer3.

Generic term for all of the identical registers of this name for all CCP modules, where âxâ identifies the individual module

(CCP4 and CCP5). Bit assignments and RESET values for all registers of the same generic name are identical.

ï£© 2003 Microchip Technology Inc.

Advance Information

DS39612A-page 155

▷