MC9S12KG128_10 Datasheet, PDF (434/606 Pages) Freescale Semiconductor, Inc – HCS12 Microcontrollers

Chapter 13 Timer Module (TIM16B8CV1) Block Description
Field
1
PAOVF
0
PAIF
Table 13-22. PAFLG Field Descriptions
Description
Pulse Accumulator Overflow Flag — Set when the 16-bit pulse accumulator overflows from 0xFFFF to 0x0000.
Clearing this bit requires wirting a one to this bit in the PAFLG register while TEN bit of TSCR1 register is set to
one.
Pulse Accumulator Input edge Flag — Set when the selected edge is detected at the IOC7 input pin.In event
mode the event edge triggers PAIF and in gated time accumulation mode the trailing edge of the gate signal at
the IOC7 input pin triggers PAIF.
Clearing this bit requires writing a one to this bit in the PAFLG register while TEN bit of TSCR1 register is set to
one. Any access to the PACNT register will clear all the flags in this register when TFFCA bit in register
TSCR(0x0006) is set.
MC9S12KG128 Data Sheet, Rev. 1.16
434
Freescale Semiconductor