|
XRT72L13 Datasheet, PDF (67/370 Pages) Exar Corporation – M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC | |||
|
◁ |
áç
PRELIMINARY
M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC XRT72L13
REV. 1.0.6
FIGURE 26. FUNCTIONAL BLOCK DIAGRAM OF THE XRT72L13 M13 MULTIPLEXER/FRAMER IC, WHILE OPERATING
IN THE "MULTIPLEXER/DE-MULTIPLEXER MODE
TxPOS
TxNEG
TxLineClk
RxPOS
RxNEG
RxLineClk
CCleleaarrCChhaannnneel l
DDSS33FFrraammeerr
32/64 Bit
De-Jitter
FIFO
MMicicrroopprroocceessssoorr
IInnteterrfafaccee
M23
MUX
M12
MUX
DS2 or G.747
Data Streams
M23
DEMUX
M12
DEMUX
TxDS1[0: 27]
TxClk[0:27]
RxDS1[0: 27]
RxClk[0:27]
When the XRT72L13 has been configured to operate
in the "Multiplexer/De-Multiplexer Mode, then the chip
will function as follows.
1.1.1 In the Transmit Direction
When the XRT72L13 is operating the "Multiplexer/De-
Multiplexer" Mode, it consist of the following blocks.
⢠Seven (7) M12 MUXes.
⢠An M23 MUX.
⢠The Clear Channel DS3 Framer Block.
1.1.1.1 Operation of the M12 MUX
Each M12 MUX can be configured to accept either 4
DS1 signals, 3 E1 signals or a DS2 signal. Whenever
a given M12 MUX is configured to operate in the
âDS1â Mode, then it will accept four (4) DS1 signals
(via the âTxDS1Data_nâ input pins) and it will multi-
plex these DS1 signals into a DS2 signal.
Whenever a given M12 MUX is configured to operate
in the âITU-T G.747â Mode, then it will accept three
(3) E1 signals (via 3 out of 4 of the âTxDS1_nâ input
pins) and it will multiplex these E1 signals into an
âITU-T G.747â signal.
Finally, whenever a given M12 MUX is configured to
operate in the âDS2 Pass-Thruâ Mode, then it will ac-
cept a DS2 signal (via one of the âTxDS1Data_nâ in-
put pins) and will route these signals to the M23
MUX.
Each M12 MUX also consists of a âTransmit DS2â or
âITU-T G.747 Framerâ block. As the M12 MUX out-
puts its DS2 or ITU-T G.747 data stream to the âM23
MUXâ then the âTransmit DS2/G.747 Framerâ block
will do the following.
⢠Encapsulate the composite data stream (derived
from 4 DS1 signals) into an outbound DS2 framing
structure.
⢠Set the âCxxâ bits to the appropriate values in order
to indicate whether or not a bit-stuff event occurred
when creating this particular DS2 frame.
55
|
▷ |