|
XRT72L13 Datasheet, PDF (346/370 Pages) Exar Corporation – M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC | |||
|
◁ |
XRT72L13
M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC
REV. P1.0.6
áç
PRELIMINARY
âRxDS3 Interrupt Enableâ Register, as illustrated be-
low.
RXDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
CP Bit Error
Interrupt
Enable
LOS
Interrupt
Enable
AIS
Interrupt
Enable
Idle Interrupt
Enable
FERF
Interrupt
Enable
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
BIT 2
AIC
Interrupt
Enable
R/W
0
BIT 1
OOF
Interrupt
Enable
R/W
0
BIT 0
P-Bit Error
Interrupt
Enable
R/W
0
Setting this bit-field to â1â enables this interrupt. Con-
versely, setting this bit-field to â0â disables this inter-
rupt.
Servicing the âChange of Stateâ on Receive FERF
Interrupt
Whenever the XRT72L13 Framer IC detects this in-
terrupt, it will do all of the following.
⢠It will assert the âInterrupt Requestâ Output pin
(INT*) by driving it âhighâ.
⢠It will set Bit 3 (FERF Interrupt Status), within the
âRx DS3 Interrupt Statusâ Register, to â1â, as indi-
cated below.
â¢
RXDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
CP-Bit Error
Interrupt
Status
LOS
Interrupt
Status
AIS
Interrupt
Status
Idle Interrupt
Status
FERF
Interrupt
Status
AIC
Interrupt
Status
OOF
Interrupt
Status
P-Bit Error
Interrupt
Status
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
1
0
0
0
Whenever the Terminal Equipment encounters a
âChange in FERF Condition on Receiveâ Interrupt, it
should do the following.
1. It should determine the current state of the
âFERFâ condition. Recall, that this interrupt can
generated, whenever the XRT72L13 Framer
RXDS3 STATUS REGISTER (ADDRESS = 0X11)
BIT 7
BIT 6
BIT 5
BIT 4
Reserved
RxFERF
RO
RO
RO
RO
0
0
0
0
declares or clears the FERF condition. Hence,
the user can determine the current state of the
FERF condition by reading the state of Bit 5 (RxI-
dle), within the âRxDS3 Configuration & Statusâ
Registers, as illustrated below
BIT 3
RxAIC
RO
0
BIT 2
RO
0
BIT 1
RxFEBE[2:0]
RO
0
BIT 0
RO
0
4.3.6.2.6 The âChange of Stateâ of Receive AIC
Interrupt
If the âChange of State of Receive AICâ Interrupt is
enabled, then the XRT72L13 Framer IC will generate
an interrupt, anytime the âReceive DS3 Framerâ block
has detected a change in the value of the âAICâ bit,
within the âincomingâ DS3 data stream.
Enabling and Disabling the âChange of State of
Receive AIC Interrupt:
The user can enable or disable the âChange of State
on Receive AICâ Interrupt, by writing the appropriate
value into Bit 2 (AIC Interrupt Enable) within the
334
|
▷ |