|
XRT72L13 Datasheet, PDF (107/370 Pages) Exar Corporation – M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC | |||
|
◁ |
áç
PRELIMINARY
M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC XRT72L13
REV. 1.0.6
2.3.2.18 RxDS3 Interrupt Status Register
RX DS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)
BIT 7
Detection of
CP-Bit Error
Interrupt
Status
RUR
0
BIT 6
Change in
LOS
Condition
Interrupt
Status
RUR
0
BIT 5
BIT 4
Change in
AIS
Condition
Interrupt
Status
RUR
Change in Idle
Pattern
Condition
Interrupt
Status
RUR
0
0
BIT 3
Change in
FERF
Condition
Interrupt
Status
RUR
0
BIT 2
Change in
AIC State
Interrupt
Status
RUR
0
BIT 1
Change in
OOF
Condition
Interrupt
Status
RUR
0
BIT 0
Detection of
P-Bit Error
Interrupt
Status
RUR
0
Bit 7 - Detection of CP-Bit Error Interrupt Status
This âReset-upon-Readâ bit-field indicates whether or
not the âReceive DS3 Framerâ block has detected a
âCP-Bit Errorâ in the âinboundâ DS3 data stream,
since the last time this register was read.
This bit-field will be â0â if the âDetection of CP-Bit Er-
rorâ interrupt has not occured since the last read of
this register.
This bit-field will be â1â if the interrupt has occurred
since the last read of this register.
Bit 6 - Change in LOS (Loss of Signal) Condition
Interrupt Status
This âReset-upon-Readâ bit-field will be set to â1â if
the âReceive DS3 Framerâ block has detected a
âChange in LOSâ condition, since the last time this
register was read. If the âChange in LOS Conditionâ
interrupt is enabled, then this bit-field will be asserted
under either of the following conditions.
a. When the Receive DS3 Framer block detects
the occurrence of an LOS condition (e.g., the
occurrence of 180 consecutive âspacesâ in the
incoming DS3 data stream), and
b. When the Receive DS3 Framer block detects the
end of an LOS condition (e.g., when the âReceive
DS3 Framerâ block detects at least 60 mark pulses
in the last 180 bit periods).
The Microprocessor/Microcontroller can determine
the state of the LOS condition by reading bit 6, within
the âRx DS3 Configuration and Statusâ register (Ad-
dress location = 0x10).
NOTE: For more information about the âLOS Conditionâ
please see Section _.
Bit 5 - Change in AIS (Alarm Indication Signal)
Condition Interrupt Status
This âReset-upon-Readâ bit-field will be set to â1â if
the âReceive DS3 Framerâ block has detected a
âChange in AISâ condition, since the last time this reg-
ister was read. If the âChange in AIS Conditionâ inter-
rupt is enabled, then this bit-field will be asserted un-
der either of the following conditions.
a. When the Receive DS3 Framer block first
detects an AIS condition in the inbound DS3 data
stream.
b. When the Receive DS3 Framer block has
detected the end of an âAIS Conditionâ.
The Microprocessor/Microcontroller can determine
the state of the AIS condition by reading bit 7, within
the âRx DS3 Configuration and Statusâ Register (Ad-
dress location = 0x10).
NOTE: For more information about the âAIS Conditionâ
please see Section _.
Bit 4 - Change in Idle Pattern Condition Interrupt
Status
This âReset-upon-Readâ bit-field is set to â1â when the
Receive DS3 Framer block detects a âChange in Idle
Conditionâ in the incoming DS3 data stream. Specifi-
cally, the Receive DS3 Framer block will assert this
bit-field under either of the following two conditions.
a. When the Receive DS3 Framer block initially
detects the âIdle Patternâ in the âinboundâ DS3 data
stream.
b. When the Receive DS3 Framer block ceases to
detect the âIdle Patternâ in the âinboundâ DS3 data
stream.
The Microprocessor/Microcontroller can determine
the state of the âIdle Pattern Conditionâ by reading bit
5, within the âRx DS3 Configuration and Statusâ regis-
ter (Address location = 0x10).
NOTE: For more information about the âIdle Patternâ please
see Section _.
Bit 3 - Change in FERF Condition Interrupt Status
This âReset-upon-Readâ bit-field is set to â1â if the
âReceive DS3 Framerâ block (within the XRT72L13
M13 device) has detected a âChange in the FERFâ
Condition, since the last time this register was read.
95
|
▷ |