English
Language : 

XRT72L13 Datasheet, PDF (237/370 Pages) Exar Corporation – M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC
áç
PRELIMINARY
XRT72L13
M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC
REV. P1.0.6
PMON CP-BIT ERROR COUNT REGISTER - LSB (ADDRESS = 0X59)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
CP-Bit Error Count - Low Byte
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
BIT 1
RUR
0
BIT 0
RUR
0
This "Reset-upon-Read" register, along with the
"PMON CP-Bit Error Count Register - MSB" (Address
= 0x58) contains a 16-bit representation of the num-
ber of "CP-bit Errors that have been detected by the
Receive DS3 Framer block (within the chip), since the
last read of these registers. This register contains the
MSB (or Upper-Byte) value of this 16 bit expression.
3.3.2.71 PMON DS2 # 1 Framing Bit Error
Counter
3.3.2.72 PMON DS2 # 2 Framing Bit Error
Counter
3.3.2.73 PMON DS2 # 3 Framing Bit Error
Counter
3.3.2.74 PMON DS2 # 4 Framing Bit Error
Counter
3.3.2.75 PMON DS2 # 5 Framing Bit Error
Counter
3.3.2.76 PMON DS2 # 6 Framing Bit Error
Counter
3.3.2.77 PMON DS2 # 7 Framing Bit Error
Counter
3.3.2.78 PMON ITU-T G.747 # 1 Parity Bit Error
Counter
3.3.2.79 PMON ITU-T G.747 # 2 Parity Bit Error
Counter
3.3.2.80 PMON ITU-T G.747 # 3 Parity Bit Error
Counter
3.3.2.81 PMON ITU-T G.747 # 4 Parity Bit Error
Counter
3.3.2.82 PMON ITU-T G.747 # 5 Parity Bit Error
Counter
3.3.2.83 PMON ITU-T G.747 # 6 Parity Bit Error
Counter
3.3.2.84 PMON ITU-T G.747 # 7 Parity Bit Error
Counter
3.3.2.85 PMON Holding Register
PMON HOLDING REGISTER (ADDRESS = 0X6C)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
PMON Holding Value
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
BIT 2
RUR
0
BIT 1
RUR
0
BIT 0
RUR
0
Each of the PMON registers are 16 bit "Reset-upon-
Read" registers. More specifically, whenever the Mi-
croprocessor intends to read a PMON register, there
are two things to bear in mind.
1. This Microprocessor is going to require two read
accesses in order read out the full 16-bit expres-
sion of these PMON registers.
2. The entire 16-bit expression (of a given PMON
register) is going to be reset, immediately after
225