C8051F54X_14 Datasheet, PDF (61/275 Pages) Silicon Laboratories – Mixed Signal ISP Flash MCU Family

C8051F54x
7. Voltage Reference
The Voltage reference multiplexer on the C8051F54x devices is configurable to use an externally con-
nected voltage reference, the on-chip reference voltage generator routed to the VREF pin, or the V_DD
power supply voltage (see Figure 7.1). The REFSL bit in the Reference Control register (REF0CN, SFR
Definition 7.1) selects the reference source for the ADC. For an external source or the on-chip reference,
REFSL should be set to 0 to select the VREF pin. To use V_DD as the reference source, REFSL should be
set to 1.
The BIASE bit enables the internal voltage bias generator, which is used by the ADC, Temperature Sensor,
and internal oscillator. This bias is automatically enabled when any peripheral which requires it is enabled,
and it does not need to be enabled manually. The bias generator may be enabled manually by writing a 1
to the BIASE bit in register REF0CN. The electrical specifications for the voltage reference circuit are given
in Table 6.11.
The on-chip voltage reference circuit consists of a temperature stable bandgap voltage reference genera-
tor and a gain-of-two output buffer amplifier. The output voltage is selectable between 1.5 V and 2.25 V.
The on-chip voltage reference can be driven on the VREF pin by setting the REFBE bit in register REF0CN
to a 1. The maximum load seen by the VREF pin must be less than 200 µA to GND. Bypass capacitors of
0.1 µF and 4.7 µF are recommended from the VREF pin to GND. If the on-chip reference is not used, the
REFBE bit should be cleared to 0. Electrical specifications for the on-chip voltage reference are given in
Table 6.11.
Important Note about the VREF Pin: When using either an external voltage reference or the on-chip ref-
erence circuitry, the VREF pin should be configured as an analog pin and skipped by the Digital Crossbar.
Refer to Section “18. Port Input/Output” on page 147 for the location of the VREF pin, as well as details of
how to configure the pin in analog mode and to be skipped by the crossbar.
REF0CN
VDD
R1
External
Voltage
Reference
Circuit
VREF
GND
+
4.7F
0.1F
Recommended Bypass
Capacitors
IOSCE
N
EN _{Bias Generator}
EN _{Temp Sensor}
0
VDD
1
REFBE
EN
Internal
Reference
To ADC, Internal
Oscillators
To Analog Mux
VREF
(to ADC)
Figure 7.1. Voltage Reference Functional Block Diagram
Rev. 1.1
61