 English |
|
|
|
|
|
|
|
| C8051F54X_14 Datasheet, PDF (50/275 Pages) Silicon Laboratories – Mixed Signal ISP Flash MCU Family | |||
| |||
| ◁ |
C8051F54x
Figure 6.1. Minimum VDD Monitor Threshold vs. System Clock Frequency
Note: With system clock frequencies greater than 25 MHz, the VDD monitor level should be set to the high threshold
(VDMLVL = 1b in SFR VDM0CN) to prevent undefined CPU operation. The high threshold should only be used
with an external regulator powering VDD directly. See Figure 9.2 on page 73 for the recommended power
supply connections.
50
Rev. 1.1
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese