C8051F54X_14 Datasheet, PDF (250/275 Pages) Silicon Laboratories – Mixed Signal ISP Flash MCU Family

C8051F54x
24.1. PCA Counter/Timer
The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte
(MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches
the value of PCA0H into a “snapshot” register; the following PCA0H read accesses this “snapshot” register.
Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.
Reading PCA0H or PCA0L does not disturb the counter operation. The CPS[2:0] bits in the PCA0MD reg-
ister select the timebase for the counter/timer as shown in Table 24.1.
When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is
set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in
PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically
cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by soft-
ware. Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the
CPU is in Idle mode.
Table 24.1. PCA Timebase Input Options
CPS2 CPS1 CPS0
Timebase
0
0
0 System clock divided by 12.
0
0
1 System clock divided by 4.
0
1
0 Timer 0 overflow.
0
1
1 High-to-low transitions on ECI (max rate = system clock divided
by 4).
1
0
0 System clock.
1
0
1 External oscillator source divided by 8.^*
1
1
x Reserved.
*Note: External oscillator source divided by 8 is synchronized with the system clock.
250
Rev. 1.1