DS89C420-QCL Datasheet, PDF (41/139 Pages) Maxim Integrated Products – Ultra-High-Speed Flash Microcontroller User’s Guide

Ultra-High-Speed Flash
Microcontroller User’s Guide
Extended Interrupt Priority 0 (EIP0)
7
6
5
4
SFR F8h
—
—
—
LPWDI
R-1
R-1
R-1
RW-0
R = Unrestricted read, W = Unrestricted write, -n = Value after reset
Bits 7–5
Reserved. Read data is 1.
3
LPX5
RW-0
2
LPX4
RW-0
1
LPX3
RW-0
0
LPX2
RW-0
LPWDI
Bit 4
Least significant priority select bit for watchdog interrupt. This is the least significant bit of the
bit pair MPWDI (EIP1.4), LPWDI that designates priority level for the watchdog interrupt.
LPX5
Bit 3
Least significant priority select bit for external interrupt 5. This is the least significant bit of the
bit pair MPX5 (EIP1.3), LPX5 that designates priority level for external interrupt 5.
LPX4
Bit 2
Least significant priority select bit for external interrupt 4. This is the least significant bit of the
bit pair MPX4 (EIP1.2), LPX4 that designates priority level for external interrupt 4.
LPX3
Bit 1
Least significant priority select bit for external interrupt 3. This is the least significant bit of the
bit pair MPX3 (EIP1.1), LPX3 that designates priority level for external interrupt 3.
LPX2
Bit 0
Least significant priority select bit for external interrupt 2. This is the least significant bit of the
bit pair MPX2 (EIP1.0), LPX2 that designates priority level for external interrupt 2.
Least Significant Priority Select Bit Levels
MP (IP1.X)
0
0
1
1
LP (IP0.X)
0
1
0
1
PRIORITY LEVEL
0 (natural priority)
1
2
3 (high priority)
41 _____________________________________________________________________________________________