English
Language : 

MC9S12P128 Datasheet, PDF (77/564 Pages) Freescale Semiconductor, Inc – S12 Microcontrollers
2.3.24 Port S Data Register (PTS)
Port Integration Module (S12PPIMV1)
Address 0x0248
7
6
5
4
3
2
R
0
0
0
0
PTS3
PTS2
W
Altern.
Function
—
—
—
—
—
—
Reset
0
0
0
0
0
0
Figure 2-22. Port S Data Register (PTS)
1. Read: Anytime The data source is depending on the data direction value.
Write: Anytime
Access: User read/write(1)
1
0
PTS1
PTS0
TXD
0
RXD
0
Field
3-2
PTS
1
PTS
0
PTS
Table 2-21. PTS Register Field Descriptions
Description
Port S general purpose input/output data—Data Register
When not used with the alternative function, the associated pin can be used as general purpose I/O. In general
purpose output mode the register bit value is driven to the pin.
If the associated data direction bit is set to 1, a read returns the value of the port register bit, otherwise the buffered
pin input state is read.
Port S general purpose input/output data—Data Register, SCI TXD output
When not used with the alternative function, the associated pin can be used as general purpose I/O. In general
purpose output mode the register bit value is driven to the pin.
If the associated data direction bit is set to 1, a read returns the value of the port register bit, otherwise the buffered
pin input state is read.
• The SCI function takes precedence over the general purpose I/O function if enabled.
Port S general purpose input/output data—Data Register, SCI RXD input
When not used with the alternative function, the associated pin can be used as general purpose I/O. In general
purpose output mode the register bit value is driven to the pin.
If the associated data direction bit is set to 1, a read returns the value of the port register bit, otherwise the buffered
pin input state is read.
• The SCI function takes precedence over the general purpose I/O function if enabled.
2.3.25 Port S Input Register (PTIS)
Address 0x0249
7
R
0
W
Reset
u
6
5
4
3
2
0
0
0
PTIS3
PTIS2
u
u
u
u
u
= Unimplemented or Reserved
u = Unaffected by reset
Figure 2-23. Port S Input Register (PTIS)
Access: User read(1)
1
PTIS1
0
PTIS0
u
u
S12P-Family Reference Manual, Rev. 1.12
Freescale Semiconductor
77