English
Language : 

TLK3134_1 Datasheet, PDF (83/150 Pages) Texas Instruments – 4-Channel Multi-Rate Transceiver
www.ti.com
TLK3134
4-Channel Multi-Rate Transceiver
SLLS838D – MAY 2007 – REVISED JULY 2008
BIT(s)
4/5.37384.8
ADDRESS: 0x9208
NAME
EFC ready
4/5.37384.4:0 EFC error[4:0]
Table 2-139. EFUSE_STATUS
DEFAULT: 0x0000
DESCRIPTION
When high, indicates that EFUSE autoload operation has completed
Efuse error bus. Updated when EFC_ready goes high or when instruction
is complete. Non-zero value indicates error condition.
ACCESS
RO
BIT(s)
4/5.37385.15
ADDRESS: 0x9209
NAME
EFUSE Auto Load Enable
Table 2-140. EFUSE_CONTROL
DEFAULT: 0x0000
DESCRIPTION
When HIGH, Re-enables EFUSE Auto load function. Needs to set back to
LOW to complete Auto load function.
ACCESS
RW
Table 2-141. HSTL_INPUT_TERMINATION_CONTROL
BIT(s)
ADDRESS: 0x9300
NAME
4/5.37632.15:14 HSTL_TERM_3[1:0]
4/5.37632.11:10 HSTL_TERM_2[1:0]
4/5.37632.7:6 HSTL_TERM_1[1:0]
4/5.37632.3:2 HSTL_TERM_0[1:0]
DEFAULT: 0x0000
DESCRIPTION
Termination setting for input HSTL cells (for CH 3)
00 = Termination disable (High Impedance)
01 = Half termination strength (300 Ω to VHSTL&GND)
10 = 3/4 termination strength (200 Ω to VHSTL&GND)
11 = Full termination strength (150 Ω to VHSTL&GND)
Termination setting for input HSTL cells (for CH 2)
00 = Termination disable (High Impedance)
01 = Half termination strength (300 Ω to VHSTL&GND)
10 = 3/4 termination strength (200 Ω to VHSTL&GND)
11 = Full termination strength (150 Ω to VHSTL&GND)
Termination setting for input HSTL cells (for CH 1)
00 = Termination disable (High Impedance)
01 = Half termination strength (300 Ω to VHSTL&GND)
10 = 3/4 termination strength (200 Ω to VHSTL&GND)
11 = Full termination strength (150 Ω to VHSTL&GND)
Termination setting for input HSTL cells (for CH 0)
00 = Termination disable
01 = Half termination strength (300 Ω to VHSTL&GND)
10 = 3/4 termination strength (200 Ω to VHSTL&GND)
11 = Full termination strength (150 Ω to VHSTL&GND)
ACCESS
RW
RW
RW
RW
Table 2-142. HSTL_OUTPUT_SLEWRATE_CONTROL
ADDRESS: 0x9301
DEFAULT: 0x0000
BIT(s)
NAME
DESCRIPTION
4/5.37633.15:14
HSTL_SLEW_RATE_3 [1:0]
Slew Rate setting for output HSTL cells (for CH 3)
00 = No slew control (fastest edge)
01 = 33% slew control
10 = 66 % slew control termination strength
11 = Full slew control (slowest edge)
4/5.37633.11:10
HSTL_SLEW_RATE_2 [1:0]
Slew Rate setting for output HSTL cells (for CH 2)
00 = No slew control (fastest edge)
01 = 33% slew control
10 = 66 % slew control termination strength
11 = Full slew control (slowest edge)
4/5.37633.7:6
Slew Rate setting for output HSTL cells (for CH 1)
00 = No slew control (fastest edge)
HSTL_SLEW_RATE_1 [1:0] 01 = 33% slew control
10 = 66 % slew control termination strength
11 = Full slew control (slowest edge)
ACCESS
RW
RW
RW
Submit Documentation Feedback
Detailed Description
83