TLK3134_1 Datasheet, PDF (55/150 Pages) Texas Instruments – 4-Channel Multi-Rate Transceiver

www.ti.com
BIT(s)
4/5.32770.5
4/5.32770.4
4/5.32770.3
4/5.32770.2
4/5.32770.1
4/5.32770.0
TLK3134
4-Channel Multi-Rate Transceiver
SLLS838D – MAY 2007 – REVISED JULY 2008
Table 2-33. TX_FIFO_STATUS (continued)
ADDRESS: 0x8002
DEFAULT: 0x0000
NAME
DESCRIPTION
Lane 3 Underflow
Lane 2 Underflow
Lane 1 Underflow
When high, indicates that transmit FIFO underflow condition occurred for
the corresponding lane.
Lane 0 Underflow
Overflow
When high, indicates that transmit FIFO overflow condition occurred in
any lane
Underflow
When high, indicates that transmit FIFO underflow condition occurred in
any lane
ACCESS
RO/LH
RO/LH
RO/LH
BIT(s)
4/5.32771.15:0
Table 2-34. TX_FIFO_DROP_COUNT
ADDRESS: 0x8003
DEFAULT: 0xFFFD
NAME
DESCRIPTION
Drop Count
Counter for number of idle drops in the transmit FIFO
ACCESS
RO/COR
BIT(s)
4/5.32772.15:0
Table 2-35. TX_FIFO_INSERT_COUNT
ADDRESS: 0x8004
DEFAULT: 0xFFFD
NAME
DESCRIPTION
Insert Count
Counter for number of idle inserts in the transmit FIFO
ACCESS
RO/COR
Table 2-36. TX_CODEGEN_STATUS
BIT(s)
4/5.32773.6
4/5.32773.5
4/5.32773.4
4/5.32773.3
4/5.32773.2
4/5.32773.1
4/5.32773.0
ADDRESS: 0x8005
NAME
Invalid XGMII character in lane 3
Invalid XGMII character in lane 2
Invalid XGMII character in lane 1
Invalid XGMII character in lane 0
Invalid XGMII character error
Invalid T column error
Invalid S column error
DEFAULT: 0x0000
DESCRIPTION
When high, indicates invalid XGMII character received in the
corresponding lane.
When high, indicates invalid XGMII character received in any lane
When high, indicates invalid Terminate column (column that
contains Terminate character not followed by Idle character(s))
received from the XGMII interface.
When high, indicates invalid Start column (column that contains
Start character in a lane other than lane 0) received from the XGMII
interface.
ACCESS
RO/LH
RO/LH
RO/LH
RO/LH
BIT(s)
4/5.32774.15:0
Table 2-37. LANE_0_TEST_ERROR_COUNT
ADDRESS: 0x8006
DEFAULT: 0xFFFD
NAME
DESCRIPTION
Lane 0 test pattern
error counter
This counter reflects errors for High, Medium or Low Frequency test
patterns for lane 0. This counter increments by one for each received
character that has error.
ACCESS
RO/COR
BIT(s)
4/5.32775.15:0
Table 2-38. LANE_1_ TEST_ERROR_COUNT
ADDRESS: 0x8007
DEFAULT: 0xFFFD
NAME
DESCRIPTION
Lane 1 test pattern
error counter
This counter reflects errors for High, Medium or Low Frequency test
patterns for lane 1. This counter increments by one for each received
character that has error.
ACCESS
RO/COR
Submit Documentation Feedback
Detailed Description
55