TLK3134_1 Datasheet, PDF (103/150 Pages) Texas Instruments – 4-Channel Multi-Rate Transceiver

www.ti.com
TLK3134
4-Channel Multi-Rate Transceiver
SLLS838D – MAY 2007 – REVISED JULY 2008
• Enable PRBS Generation:
– Write 1’b1 to 4/5.36881.2
– Write 1’b1 to 4/5.36874.1
– Write 1’b1 to 4/5.36876.1
– Write 1’b1 to 4/5.36878.1
– Write 1’b1 to 4/5.36880.1
• Enable PRBS Verification:
– Write 1’b1 to 4/5.36882.3
– Write 1’b1 to 4/5.36866.1
– Write 1’b1 to 4/5.36868.1
– Write 1’b1 to 4/5.36870.1
– Write 1’b1 to 4/5.36872.1
• Clear Counters:
– Read 4/5.38144.7:0, 4/5.38145.7:0, 4/5.38146.7:0, 4/5.38147.7:0 and discard the value.
• The pattern verification is now in progress
• Verify Error Free Operation (as many times as desired during the duration of the test period):
– Read 4/5.38147.7:0, and verify 8’h00 is read to confirm error free operation on TD × 3/RD ×
3.
– Read 4/5.38146.7:0, and verify 8’h00 is read to confirm error free operation on TD × 2/RD ×
2.
– Read 4/5.38145.7:0, and verify 8’h00 is read to confirm error free operation on TD × 1/RD ×
1.
– Read 4/5.38144.7:0, and verify 8’h00 is read to confirm error free operation on TD × 0/RD ×
0.
• GPO3 contains a real time output that when high indicates if the input PRBS pattern on TD ×
3/RD × 3 is errored, provided that ST=0. If ST=1, GPO3 does not indicate test failure status. It is
acceptable to de-assert ST (ST=0) at this point in the test (if not already de-asserted).
• GPO2 contains a real time output that when high indicates if the input PRBS pattern on TD ×
2/RD × 2 is errored, provided that ST=0. If ST=1, GPO2 does not indicate test failure status. It is
acceptable to de-assert ST (ST=0) at this point in the test (if not already de-asserted).
• GPO1 contains a real time output that when high indicates if the input PRBS pattern on TD ×
1/RD × 1 is errored, provided that ST=0. If ST=1, GPO1 does not indicate test failure status. It is
acceptable to de-assert ST (ST=0) at this point in the test (if not already de-asserted).
• GPO0 contains a real time output that when high indicates if the input PRBS pattern on TD ×
0/RD × 0 is errored, provided that ST=0. If ST=1, GPO0 does not indicate test failure status. It is
acceptable to de-assert ST (ST=0) at this point in the test (if not already de-asserted).
Submit Documentation Feedback
Device Reset Requirements/Procedure 103