English
Language : 

TLK3134_1 Datasheet, PDF (56/150 Pages) Texas Instruments – 4-Channel Multi-Rate Transceiver
TLK3134
4-Channel Multi-Rate Transceiver
SLLS838D – MAY 2007 – REVISED JULY 2008
www.ti.com
BIT(s)
4/5.32776.15:0
Table 2-39. LANE_2_ TEST_ERROR_COUNT
ADDRESS: 0x8008
DEFAULT: 0xFFFD
NAME
DESCRIPTION
Lane 2 test pattern
error counter
This counter reflects errors for High, Medium or Low Frequency test
patterns for lane 2. This counter increments by one for each received
character that has error.
ACCESS
RO/COR
BIT(s)
4/5.32777.15:0
Table 2-40. LANE_3_ TEST_ERROR_COUNT
ADDRESS: 0x8009
DEFAULT: 0xFFFD
NAME
DESCRIPTION
Lane 3 test pattern
error counter
This counter reflects errors for High, Medium or Low Frequency test
patterns for lane 3. This counter increments by one for each received
character that has error.
ACCESS
RO/COR
Table 2-41. 10GFCCJPAT_CRPAT_CJPAT_TEST_ERROR_COUNT_1(1)
BIT(s)
4/5.32778.15:0
ADDRESS: 0x800A
DEFAULT: 0xFFFF
NAME
DESCRIPTION
10GFC_CJPAT/CRPAT/CJ-
PAT Test Error Counter[31:16]
MSW of 10GFC_CJPAT/CRPAT/CJPAT error counter for all 4 lanes
ACCESS
RO/COR
(1) User has to make sure that register 32778 is read first and then register 32779. If user reads register 32779 without reading register
32778 first, then the count value read through 32779 register may not be correct.
Table 2-42. 10GFCCJPAT_CRPAT_CJPAT_TEST_ERROR_COUNT_2(1)
BIT(s)
4/5.32779.15:0
ADDRESS: 0x800B
NAME
10GFC_CJPAT/CRPAT/CJ-
PAT
Test Error Counter[15:0]
DEFAULT: 0xFFFD
DESCRIPTION
LSW of 10GFC_ CJPAT/CRPAT/CJPAT error counter for all 4
lanes
ACCESS
RO/COR
(1) User has to make sure that register 32778 is read first and then register 32779. If user reads register 32779 without reading register
32778 first, then the count value read through 32779 register may not be correct.
Table 2-43. LANE_0_EOP_ERROR_COUNT(1)
ADDRESS: 0x800C
DEFAULT: 0xFFFD
BIT(s)
NAME
DESCRIPTION
ACCESS
4/5.32780.15:0
Lane 0 end of packet
error counter
End of packet termination error counter for lane 0. End of packet error for
lane 0 is detected on the RX side. It is detected when Terminate
character is in lane 0 and one or both of the following holds
• Terminate character is not followed by /K/ characters in lanes 1, 2
and 3
• The column following the terminate column is neither ||K|| nor ||A||.
RO/COR
(1) Counter will increment by 1 when EOP error is found on the corresponding lane and when all the lanes are aligned (align_status should
be high). Counter will hold on to its value when align_status goes low or when the counter reaches its maximum value. It will be cleared
when it is read.
56
Detailed Description
Submit Documentation Feedback