English
Language : 

TLK3134_1 Datasheet, PDF (50/150 Pages) Texas Instruments – 4-Channel Multi-Rate Transceiver
TLK3134
4-Channel Multi-Rate Transceiver
SLLS838D – MAY 2007 – REVISED JULY 2008
www.ti.com
MDC
MDIO
Pu1
0
0
1
0 PA4 PA0 DA4 DA0
0 D15 D0
1
32 "1's"
Read Inc
PHY
Dev
Turn
Preamble
Start
Data
Idle
Code
Addr
Addr
Around
Figure 2-35. CL45 – Management Interface Extended Space Read And Increment Timing
MDC
MDIO
Pu1
0
1
1
0 PA4 PA0 DA4 DA0
0 D15 D0
1
32 "1's"
Turn
Read
PHY
REG
Around
Preamble
Start
Code
Addr
Addr
Data
Idle
Note that the 1 in the Turn Around section is externally pulled up, and driven to Z by TLK3134
Figure 2-36. CL22 – Management Interface Read Timing
MDC
MDIO
32 "1's"
Preamble
0
1
Start
0
1
Write
Code
PA [4:0]
RA 4 RA 0 1
0
D15 D0
1
PHY
REG
Turn
Data
Idle
Addr
Addr
Around
Figure 2-37. CL22 - Management Interface Write Timing
The IEEE 802.3 Clause 22/45 specification defines many of the registers, and additional registers have
been implemented for expanded functionality.
2.7.35 Clause 22 Indirect Addressing
TLK3134 Register space is divided into 3 register groups. First register group that can be addressed only
through Clause 45, second register group that can be addressed only through Clause 22 and third register
group that can be addressed through both clause 45 and clause 22. Third register group which can be
addressed through both clause 45 and clause 22 are implemented in vendor specific register space
(16’h9000 onwards). This register space can be accessed directly using clause 45 addressing method.
Due to clause 22 register space limitations, an indirect addressing method is implemented so that this
register space can be accessed through clause 22. To access this register space (16’h9000 onwards), an
address control register (Reg 30, 5’h1E) should be written with the register address followed by a
read/write transaction to address content register (Reg 31, 5’h1F) to access the contents of the address
specified in address control register. Following timing diagrams illustrate an example write transaction to
Register 16’h9000 using indirect addressing in Clause 22.
MDC
MDIO
0
1
0
1
PA [4:0]
5 'h1 E
1
0 16 'h9000
1
32 "1's"
Preamble
Start
Write
Code
PHY
REG
Turn
Addr
Addr
Around
Data
Idle
Figure 2-38. CL22 – Indirect Address Method – Address Write
50
Detailed Description
Submit Documentation Feedback