TLK3134_1 Datasheet, PDF (122/150 Pages) Texas Instruments – 4-Channel Multi-Rate Transceiver

TLK3134
4-Channel Multi-Rate Transceiver
SLLS838D – MAY 2007 – REVISED JULY 2008
4.13 HSTL (DDR Timing Mode Only) Input Timing Requirements
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN NOM⁽¹⁾
t_setup
TXDATA setup prior to Source Centered. See Figure 4-9.
TXCLK transition high Note: Input timing reference of VDDQ/2, with ±1 ns/V
or low
rise time on all inputs signals.
0.075 × t_period
t_hold TXDATA hold after
Source Centered. See Figure 4-9.
0.075 × t_period
TXCLK transition high Note: Input timing reference of VDDQ/2, with ±1 ns/V
or low
rise time on all inputs signals.
t_duty TXCLK Duty Cycle
Source Centered
Note: Input timing reference of VDDQ/2, with ±1 ns/V
rise time on all inputs signals.
40%
t_duty TXCLK Duty Cycle
Source Aligned.
Note: Input timing reference of VDDQ/2, with ±1 ns/V
rise time on all inputs signals.
45%
t_period TXCLK Period
Tfreq TXCLK Frequency
Source Centered and Aligned.
Source Centered and Aligned.
6.25
60 ⁽³⁾
T_skew
TXCLK rising or falling
to TXDATA valid.
Source Aligned. See Figure 4-10.
Note: Input timing reference of VDDQ/2, with ±1 ns/V
rise time on all inputs signals.
–0.175 ×
t_period ⁽⁴⁾
(1) All typical values are at 25°C and with a nominal supply.
(2) In TBID/NBID Modes Only, the maximum allowed TXCLK period is 33.33 ns.
(3) In TBID/NBID Modes Only, the minimum allowed TXCLK frequency is 30 Mhz.
(4) In TBID/NBID Modes, when the TXCLK is in the 30 → 60 Mhz range, this parameter becomes -0.10 × t_period
(5) In TBID/NBID Modes, when the TXCLK is in the 30→ 60 Mhz range, this parameter becomes +0.10 × t_period
www.ti.com
MAX UNIT
ps
ps
60%
55%
16.67 ⁽²⁾
160
+0.175 ×
t_period ⁽⁵⁾
ns
MHz
ps
TXCLK
t
V_IH(ac)
VDDQ/2
V_IL(ac)
t_SETUP
t_HOLD
t_SETUP
t_HOLD
V_IH(ac)
TXDATA VDDQ/2
V_IL(ac)
Figure 4-9. HSTL (DDR Timing Mode Only) Source Centered Data Input Timing Requirements
TXCLK
TXDATA
V_OH(ac)
VDDQ/2
V_OL(ac)
Tskew
Tskew
V_OH(ac)
VDDQ/2
V_OL(ac)
Figure 4-10. HSTL (DDR Timing Mode Only) Source Aligned Data Input Timing Requirements
122 Electrical Specifications
Submit Documentation Feedback