TLK3134_1 Datasheet, PDF (123/150 Pages) Texas Instruments – 4-Channel Multi-Rate Transceiver

www.ti.com
TLK3134
4-Channel Multi-Rate Transceiver
SLLS838D – MAY 2007 – REVISED JULY 2008
4.14 HSTL (SDR Timing Mode Only) Input Timing Requirements
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
t_setup
TXDATA setup prior to TXCLK
transition high
Falling Edge Aligned (Rising Edge Sampled) Data See
Figure 4-11.
Note: Input timing reference of VDDQ/2, with ±1 ns/V rise time
on all inputs signals.
t_hold TXDATA hold after TXCLK
transition high
Falling Edge Aligned (Rising Edge Sampled) Data See
Figure 4-11.
Note: Input timing reference of VDDQ/2, with ±1 ns/V rise time
on all inputs signals.
t_setup
TXDATA setup prior to TXCLK
transition low
Rising Edge Aligned (Falling Edge Sampled) Data See
Figure 4-12.
Note: Input timing reference of VDDQ/2, with ±1 ns/V rise time
on all inputs signals.
t_hold TXDATA hold after TXCLK
transition low
Rising Edge Aligned (Falling Edge Sampled) Data See
Figure 4-12.
Note: Input timing reference of VDDQ/2, with ±1 ns/V rise time
on all inputs signals.
t_duty TXCLK Duty Cycle
Rising and Falling Edge Sampled Data
Note: Input timing reference of VDDQ/2, with ±1 ns/V rise time
on all inputs signals.
t_period TXCLK Period
T_freq TXCLK Frequency
Rising and Falling Edge Aligned Data
Rising and Falling Edge Aligned Data
(1) All typical values are at 25°C and with a nominal supply.
MIN NOM⁽¹⁾
480
MAX UNIT
ps
480
ps
480
ps
480
ps
40%
2.67
60
60%
16.67 ns
375 MHz
RXCLK
t_PERIOD
T_PD
V_OH(ac)
VDDQ/2
V_OL(ac)
V_OH(ac)
RXDATA VDDQ/2
V_OL(ac)
Figure 4-11. HSTL (SDR Timing Mode Only) Falling Edge Aligned (Rising Edge Sampled) Data Input
Timing Requirements
TXCLK
V_IH(ac)
TXDATA VDDQ/2
V_IL(ac)
t_PERIOD
t_SETUP
t_HOLD
V_IH(ac)
VDDQ/2
V_IL(ac)
Figure 4-12. HSTL (SDR Timing Mode Only) Rising Edge Aligned (Falling Edge Sampled) Data Input
Timing Requirements
Submit Documentation Feedback
Electrical Specifications 123