UPSD3422_06 Datasheet, PDF (44/293 Pages) STMicroelectronics – Turbo Plus Series Fast Turbo 8032 MCU with USB and Programmable Logic

uPSD34xx instruction set summary
uPSD34xx
Table 8. Data transfer instruction set
Mnemonic⁽¹⁾ and Use
Description
MOV
MOV
MOV
A, Rn
A, direct
A, @Ri
Move register to ACC
Move direct byte to ACC
Move indirect SRAM to ACC
MOV
MOV
MOV
MOV
A, #data
Rn, A
Rn, direct
Rn, #data
Move immediate data to ACC
Move ACC to register
Move direct byte to register
Move immediate data to register
MOV
MOV
MOV
MOV
direct, A
direct, Rn
direct, direct
direct, @Ri
Move ACC to direct byte
Move register to direct byte
Move direct byte to direct
Move indirect SRAM to direct byte
MOV
MOV
MOV
MOV
MOV
MOVC
MOVC
MOVX
MOVX
MOVX
MOVX
direct, #data Move immediate data to direct byte
@Ri, A
Move ACC to indirect SRAM
@Ri, direct Move direct byte to indirect SRAM
@Ri, #data Move immediate data to indirect SRAM
DPTR,
#data16
Load Data Pointer with 16-bit constant
A, @A+DPTR Move code byte relative to DPTR to ACC
A, @A+PC
A, @Ri ⁽²⁾
Move code byte relative to PC to ACC
Move XDATA (8-bit addr) to ACC
A, @DPTR
@Ri, A ⁽²⁾
Move XDATA (16-bit addr) to ACC
Move ACC to XDATA (8-bit addr)
@DPTR, A Move ACC to XDATA (16-bit addr)
XCH
PUSH
POP
XCH
XCH
A, Rn
direct
direct
A, direct
A, @Ri
Exchange register with ACC
Push direct byte onto stack
Pop direct byte from stack
Exchange direct byte with ACC
Exchange indirect SRAM with ACC
XCHD
A, @Ri
Exchange low-order digit indirect SRAM with
ACC
Length/Cycles
1 byte/1 cycle
2 byte/1 cycle
1 byte/1 cycle
2 byte/1 cycle
1 byte/1 cycle
2 byte/2 cycle
2 byte/1 cycle
2 byte/1 cycle
2 byte/2 cycle
3 byte/2 cycle
2 byte/2 cycle
3 byte/2 cycle
1 byte/1 cycle
2 byte/2 cycle
2 byte/1 cycle
3 byte/2 cycle
1 byte/2 cycle
1 byte/2 cycle
1 byte/2 cycle
1 byte/2 cycle
1 byte/2 cycle
1 byte/2 cycle
1 byte/1 cycle
2 byte/2 cycle
2 byte/2 cycle
2 byte/1 cycle
1 byte/1 cycle
1 byte/1 cycle
Note: 1 All mnemonics copyrighted ©Intel Corporation 1980.
2 This instruction is not supported by uPSD34xx. See Section 9.6: External Indirect
Addressing on page 39
44/293