UPSD3422_06 Datasheet, PDF (201/293 Pages) STMicroelectronics – Turbo Plus Series Fast Turbo 8032 MCU with USB and Programmable Logic

uPSD34xx
PSD module
Register
Name
Port A
Port B Port C Port D Other
(80-pin)
Description
Link
PMMR2
PMMR3
Page
VM (Virtual
Memory)
B4h
Power Management Register
2. WRITE and READ.
Table 145
on
page 244
C7h
Power Management Register
3. WRITE and READ. However,
Bit 1 can be cleared only by a
reset condition.
Table 146
on
page 244
E0h
Memory Page Register.
WRITE and READ.
Table 63
on
page 188
Places PSD Module memories
into 8032 Program Address
E2h
Space and/or 8032 XDATA
Address Space. (VM overrides
initial non-volatile setting that
was specified in PSDsoft
Table 104
on
page 197
Express. Reset restores initial
setting)
28.5
28.5.1
PSD module detailed operation
Specific details are given here for the following key functional areas on the PSD Module:
● Flash Memories
● PLDs (DPLD and GPLD)
● I/O Ports
● Power Management
● JTAG ISP and Debug Interface
Flash memory operation
The Flash memories are accessed through the 8032 Address, Data, and Control Bus
interfaces. Flash memories (and SRAM) cannot be accessed by any other bus master other
than the 8032 MCU (these are not dual-port memories).
The 8032 cannot write to Flash memory as it would an SRAM (supply address, supply data,
supply WR strobe, assume the data was correctly written to memory). Flash memory must
first be “unlocked” with a special instruction sequence of byte WRITE operations to invoke
an internal algorithm inside either Flash memory array, then a single data byte is written
(programmed) to the Flash memory array, then programming status is checked by a byte
READ operation or by checking the Ready/Busy pin (PC3). Table 107 on page 203 lists all
of the special instruction sequences to program a byte to either of the Flash memory arrays,
erase the arrays, and check for different types of status from the arrays.
This unlocking sequence is typical for many Flash memories to prevent accidental WRITEs
by errant code. However, it is possible to bypass this unlocking sequence to save time while
intentionally programming Flash memory.
201/293