English
Language : 

MC9S12NE64V1 Datasheet, PDF (62/554 Pages) Freescale Semiconductor, Inc – MC9S12NE64V1 Data Sheet
Chapter 1 MC9S12NE64 Device Overview
1.5.3 Wait
This mode is entered by executing the CPU WAI instruction. In this mode, the CPU will not execute
instructions. The internal CPU signals (address and databus) will be fully static. All peripherals stay active.
For further power consumption, the peripherals can individually turn off their local clocks.
1.5.4 Run
Although this is not a low-power mode, unused peripheral modules must not be enabled in order to save
power.
1.6 Resets and Interrupts
See the exception processing section of the CPU12 reference manual for information on resets and
interrupts. System resets can be generated through external control of the RESET pin, through the clock
and reset generator module (CRG), or through the low-voltage reset (LVR) generator of the voltage
regulator module. See the CRG and VREG_PHY block description sections for detailed information on
reset generation.
1.6.1 Vectors
Table 1-7 lists interrupt sources and vectors in default order of priority.
Table 1-7. Interrupt Vector Locations
Vector
No.
Vector
Address
0 $FFFE, $FFFF
Vector
Name
Vreset
Interrupt Source
CCR
Mask
External reset, power on reset or
low voltage reset (see CRG flags
register to determine reset
source)
None
1 $FFFC, $FFFD
Vclkmon
Clock monitor fail reset
None
2 $FFFA, $FFFB
3 $FFF8, $FFF9
4 $FFF6, $FFF7
5 $FFF4, $FFF5
6 $FFF2, $FFF3
7 $FFF0, $FFF1
8
through $FFE8 to $FFEF
11
12 $FFE6, $FFE7
13 $FFE4, $FFE5
14 $FFE2, $FFE3
15 $FFE0, $FFE1
Vcop
Vtrap
Vswi
Vxirq
Virq
Vrti
Vtimch4
Vtimch5
Vtimch6
Vtimch7
COP failure reset
Unimplemented instruction trap
SWI
XIRQ
IRQ
Real-time interrupt
None
None
None
X-Bit
I-Bit
I-Bit
Reserved
Standard timer channel 4
I-Bit
Standard timer channel 5
I-Bit
Standard timer channel 6
I-Bit
Standard timer channel 7
I-Bit
Local Enable
None
COPCTL (CME,
FCME)
COP rate select
None
None
None
INTCR (IRQEN)
CRGINT (RTIE)
T0IE (T0C4I)
T0IE (T0C5I)
T0IE (T0C6I)
T0IE (T0C7I)
HPRIO Value
to Elevate
—
—
—
—
—
—
$F2
$F0
$E6
$E4
$E2
$E0
MC9S12NE64 Data Sheet, Rev 1.0
62
Freescale Semiconductor