MC9S12NE64V1 Datasheet, PDF (320/554 Pages) Freescale Semiconductor, Inc – MC9S12NE64V1 Data Sheet

Chapter 11 Ethernet Media Access Controller (EMACV1)
RXEIF — Receive Error Interrupt Flag
This flag is set when MII_RXER signal is asserted during reception, when there is a receive frame
length mismatch, an alignment error, or when a CRC error has occurred. If not masked (RXEIE is set),
a receive error interrupt is pending while this flag is set.
1 = Receive errors have been detected.
0 = No receive errors have been detected.
RXAOIF — Receive Buffer A Overrun Interrupt Flag
This flag is set when an overrun occurs in receive buffer A. If not masked (RXAOIE is set), a receive
buffer A overrun interrupt is pending while this flag is set.
1 = Receive buffer A overrun has occurred.
0 = No receive buffer A overrun has been detected.
RXBOIF — Receive Buffer B Overrun Interrupt Flag
This flag is set when an overrun occurs in receive buffer B. If not masked (RXBOIE is set), a receive
buffer B overrun interrupt is pending while this flag is set.
1 = Receive buffer B overrun has occurred.
0 = No receive buffer B overrun has been detected.
RXACIF — Valid Frame Reception to Receive Buffer A Complete Interrupt Flag
This flag is set when a complete valid frame has been received in receive buffer A. If not masked
(RXACIE is set), a valid frame reception to receive buffer A complete interrupt is pending while this
flag is set.
1 = Frame to receive buffer A has been validated.
0 = Frame to receive buffer A has not been validated.
RXBCIF — Valid Frame Reception to Receive Buffer B Complete Interrupt Flag
This flag is set when a complete valid frame has been received in receive buffer B. If not masked
(RXBCIE is set), a valid frame reception to receive buffer B complete interrupt is pending while this
flag is set.
1 = Frame to receive buffer B has been validated.
0 = Frame to receive buffer B has not been validated.
MMCIF — MII Management Transfer Complete Interrupt Flag
This flag is set when the MII has completed a requested MII management transfer. If not masked
(MMCIE is set), an MII management transfer complete interrupt is pending while this flag is set.
1 = MII management transfer completion.
0 = MII management transfer in progress or none requested.
LCIF — Late Collision Interrupt Flag
This flag is set if a collision has occurred after the collision window of 512 bit times while in
half-duplex mode. If not masked (LCIE is set), a late collision interrupt is pending while this flag is set.
1 = Late collision during transmission.
0 = No collisions after collision window.
MC9S12NE64 Data Sheet, Rev. 1.1
320
Freescale Semiconductor