 English |
|
|
|
|
|
|
|
| MC9S12NE64V1 Datasheet, PDF (337/554 Pages) Freescale Semiconductor, Inc – MC9S12NE64V1 Data Sheet | |||
| |||
| ◁ |
Functional Description
Receive
Type/Length
Recognition
RFCE = 1
and
Full Duplex
?
True
False
Pause or
Exact Address
?
False
True
TYPE
= 0x8808
and
MAC Control Opcode
= 0x0001
?
True
False
Accept as MAC
Control Frame
ETCTL = 0 True
?
False
True
FPET = 1
?
TYPE = True
ETYPE
?
False
False
True
FEMW = 1
?
TYPE = True
0x8876
?
False
False
True
FIPV6 = 1
?
False
TYPE = True
0x86DD
?
False
True
FARP = 1
?
False
TYPE = True
0x0806
?
False
True
FIPV4 = 1
?
False
TYPE = True
0x0800
?
False
True
FIEEE = 1
?
False
TYPE =
True
0x0000
- 0x05DC?
False
Reject
Frame
Figure 11-25. Receive Type/Length Recognition Algorithm
Accept
Frame
11.4.2.2.1 Ethertype Filter
While any of the ETCTL register bits are set, the Ethertype ï¬lter is enabled to reject frames that are not
standard Ethernet protocols. In this case, the collection of set bits determines which Ethertypes are
accepted; all other Ethertypes are rejected. If all bits of the ETCTL register are clear, Ethertype ï¬ltering is
MC9S12NE64 Data Sheet, Rev. 1.1
Freescale Semiconductor
337
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese