SED1374 Datasheet, PDF (311/420 Pages) Epson Company – SED1374 Embedded Memory Color LCD Controller

Epson Research and Development
Vancouver Design Center
Page 15
4.3 NEC VR4102 Configuration
The NEC VR4102 provides the internal address decoding necessary to map to an external
LCD controller. Physical address 0A000000h to 0AFFFFFFh (16M bytes) is reserved for
an external LCD controller.
The SED1374 supports up to 40K bytes of display buffer memory and 32 bytes for internal
registers. Therefore, the SED1374 will be shadowed over the entire 16M byte memory
range at 64K byte segments. The starting address of the display buffer is 0A000000h and
register 0 of the SED1374 (REG[00h]) resides at 0A00FFE0h.
The NEC VR4102 has a 16-bit internal register named BCUCNTREG2 located at address
0B000002h. It must be set to the value of 0001h to indicate that LCD controller accesses
use a non-inverting data bus.
The 16-bit internal register named BCUCNTREG1, located at address 0B000000h, must
have bit D[13] (ISA/LCD bit) set to 0 to reserve the 16M bytes space, 0A000000h to
0AFFFFFFh, for LCD use and not as ISA bus memory space.
Interfacing to the NEC VR4102™ Microprocessor
Issue Date: 99/01/05
SED1374
X26A-G-008-04