English
Language : 

SED1374 Datasheet, PDF (26/420 Pages) Epson Company – SED1374 Embedded Memory Color LCD Controller
Page 18
Epson Research and Development
Vancouver Design Center
5.2 Pin Description
Key:
I
O
I/O
P
C
CD
CS
COx
TSx
TSxD
CNx
= Input
= Output
= Bi-Directional (Input/Output)
= Power pin
= CMOS level input
= CMOS level input with pull down resistor (typical values of 100KΩ/180ΚΩ at 5V/3.3V respectively)
= CMOS level Schmitt input
= CMOS output driver, x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
= Tri-state CMOS output driver, x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
= Tri-state CMOS output driver with pull down resistor (typical values of 100KΩ/180ΚΩ at 5V/3.3V
respectively), x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
= CMOS low-noise output driver, x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
5.2.1 Host Interface
Pin Names
AB0
AB[15:1]
DB[15:0]
Type
I
I
I/O
Pin #
Cell
70
CS
53, 54, 55,
56, 57, 58,
59, 62, 63, C
64, 65, 66,
67, 68, 69
3, 4, 5, 6, 7,
8, 9, 11, 12,
13, 14, 15,
16, 17, 18,
19
C/TS2
RESET#
State
Input
Description
This pin has multiple functions.
• For SH-3/SH-4 mode, this pin inputs system address bit
0 (A0).
• For MC68K #1, this pin inputs the lower data strobe
(LDS#).
• For MC68K #2, this pin inputs system address bit 0 (A0).
• For Generic #1, this pin inputs system address bit 0
(A0).
• For Generic #2, this pin inputs system address bit 0
(A0).
See “Host Bus Interface Pin Mapping” for summary.
Input
These pins input the system address bits 15 through 1
(A[15:1]).
These pins have multiple functions.
• For SH-3/SH-4 mode, these pins are connected to
[D15:0].
• For MC68K #1, these pins are connected to D[15:0].
High
Impedance
• For MC68K #2, these pins are connected to D[31:16] for
a 32-bit device (e.g. MC68030) or D[15:0] for a 16-bit
device (e.g. MC68340).
• For Generic #1, these pins are connected to D[15:0].
• For Generic #2, these pins are connected to D[15:0].
See “Host Bus Interface Pin Mapping” for summary.
SED1374
X26A-A-001-02
Hardware Functional Specification
Issue Date: 99/04/29