English
Language : 

SED1374 Datasheet, PDF (268/420 Pages) Epson Company – SED1374 Embedded Memory Color LCD Controller
Page 12
EPSON Research and Development
Vancouver Design Center
3.3 Memory Mapping and Aliasing
When the TX3912 accesses the PC Card slots without the ITE IT8368E, its system memory is
mapped as in Table 3-1:, “TX3912 to Unbuffered PC Card Slots System Address Mapping”.
Note
Bits CARD1IOEN and CARD2IOEN need to be set in TX3912 Memory Configuration
Register 3.
Table 3-1: TX3912 to Unbuffered PC Card Slots System Address Mapping
TX3912 Address
0800 0000h
0C00 0000h
6400 0000h
6400 0000h
Size
64M byte
64M byte
64M byte
64M byte
Function
(CARDnIOEN=0)
Card 1 Attribute
Card 2 Attribute
Card 1 Memory
Card 2 Memory
Function
(CARDnIOEN=1)
Card 1 IO
Card 2 IO
When the TX3912 accesses the PC Card slots buffered through the ITE IT8368E, bits CARD1IOEN
and CARD2IOEN are ignored and the attribute/IO space of the TX3912 is divided into Attribute,
I/O and SED1374 access. Table 3-2:, “TX3912 to PC Card Slots Address Remapping Using the
IT8368E” provides all details of the Attribute/IO address reallocation by the IT8368E.
Table 3-2: TX3912 to PC Card Slots Address Remapping Using the IT8368E
IT8368E Uses PC Card Slot #
1
2
TX3912 Address
0800 0000h
0900 0000h
0A00 0000h
6400 0000h
0C00 0000h
0D00 0000h
0E00 0000h
6800 0000h
Size
16M byte
16M byte
32M byte
64M byte
16M byte
16M byte
32M byte
64M byte
Function
Card 1 IO
SED1374 (aliased 256 times at 64K byte intervals)
Card 1 Attribute
Card 1 Memory
Card 2 IO
SED1374 (aliased 256 times at 64K byte intervals)
Card 2 Attribute
Card 2 Memory
SED1374
X26A-G-004-01
Interfacing to the Toshiba MIPS TX3912 Processor
Issue Date: 98/11/09