SM320F2812-HT Datasheet, PDF (78/155 Pages) Texas Instruments – Digital Signal Processor

SM320F2812-HT
SGUS062A – JUNE 2009 – REVISED APRIL 2010
Figure 4-11 is a block diagram of the SPI in slave mode.
www.ti.com
SPIFFENA
SPIFFTX.14
RX FIFO registers
SPIRXBUF
RX FIFO _0
RX FIFO _1
−−−−−
RX FIFO _15
16
Receiver
Overrun Flag
SPISTS.7
Overrun
INT ENA
SPICTL.4
RX FIFO Interrupt
RX Interrupt
Logic
SPIRXBUF
Buffer Register
TX FIFO registers
SPITXBUF
TX FIFO _15
−−−−−
TX FIFO _1
TX FIFO _0
16
SPITXBUF
16
Buffer Register
SPIFFOVF FLAG
SPIFFRX.15
TX FIFO Interrupt
SPI INT FLAG
SPISTS.6
TX Interrupt
Logic
SPI INT
ENA
SPICTL.0
16
M
M
SPIDAT
Data Register
S
S
SW1
SPIDAT.15 − 0
Talk
SPICTL.1
M
M
S
S
SW2
SPIINT/SPIRXINT
To CPU
SPITXINT
State Control
SPI Char SPICCR.3 − 0
S
32 1 0
SPI Bit Rate
M
LSPCLK
SPIBRR.6 − 0
6543210
Master/Slave
SPICTL.2
SW3
Clock
S
Polarity
SPICCR.6
M
Clock
Phase
SPICTL.3
SPISIMO
SPISOMI
SPISTE^†
SPICLK
† _{SPISTE is driven low by the master for a slave device.}
Figure 4-11. Serial Peripheral Interface Module Block Diagram (Slave Mode)
78
Peripherals
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): SM320F2812-HT