|
SM320F2812-HT Datasheet, PDF (127/155 Pages) Texas Instruments – Digital Signal Processor | |||
|
◁ |
www.ti.com
SM320F2812-HT
SGUS062A â JUNE 2009 â REVISED APRIL 2010
See Notes
A and B
XCLKOUT=XTIMCLK
XCLKOUT= 1/2 XTIMCLK
XZCS0AND1, XZCS2,
XZCS6AND7
XA[0:18]
XRD
XWE
XR/W
XD[0:15]
XREADY(Asynch)
Lead
WS (Asynch)
Active
Trail
See Note C
td(XCOH-XZCSL)
td(XCOHL-XZCSH)
td(XCOH-XA)
td(XCOHL-XRDL)
tsu(XD)XRD
ta(XRD)
td(XCOHL-XRDH)
ta(A)
th(XD)XRD
DIN
tsu(XRDYasynchL)XCOHL
te(XRDYasynchH)
th(XRDYasynchL)
th(XRDYasynchH)XZCSH
tsu(XRDYasynchH)XCOHL
See Note D
Legend:
See Note E
= Donât care. Signal can be high or low during this time.
NOTES: A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an alignment cycle
before an access to meet this requirement.
B. During alignment cycles, all signals transitions to their inactive state.
C. During inactive cycles, the XINTF address bus always hold sthe last address put out on the bus. This includes alignment cycles.
D. For each sample, setup time from the beginning of the access can be calculated as:
D = (XRDLEAD + XRDACTIVE â3 +n) tc(XTIM) â tsu(XRDYasynchL)XCOHL
where n is the sample number: n = 1, 2, 3, and so forth.
E. Reference for the first sample is with respect to this point:
E = (XRDLEAD + XRDACTIVE â2) tc(XTIM)
Figure 6-32. Example Read With Asynchronous XREADY Access
XTIMING register parameters used for this example:
XRDLEAD XRDACTIVE XRDTRAIL USEREADY X2TIMING
â¥1
3
â¥1
1
0
XWRLEAD
N/A (1)
(1) N/A = "Don't care" for this example
XWRACTIVE
N/A (1)
XWRTRAIL
N/A (1)
READYMODE
1 = XREADY
(Asynch)
Copyright © 2009â2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): SM320F2812-HT
Electrical Specifications 127
|
▷ |