SM320F2812-HT Datasheet, PDF (130/155 Pages) Texas Instruments – Digital Signal Processor

SM320F2812-HT
SGUS062A – JUNE 2009 – REVISED APRIL 2010
www.ti.com
See Notes
A and B
Lead 1
WS (Asynch)
Active
Trail
See Note C
XCLKOUT = XTIMCLK
XCLKOUT = 1/2 XTIMCLK
XZCS0AND1, XZCS2,
XZCS6AND7
XA[0:18]
XRD
XWE
XR/W
t_{d(XCOH-XZCSL)}
t_d(XCOH-XA)
t_{d(XCOH-XRNWL)}
t_{d(XCOHL-XWEL)}
t_{d(XCOHL-XZCSH)}
t_{h(XRDYasynchH)XZCSH}
t_{d(XCOHL-XWEH)}
t_{d(XCOHL-XRNWH)}
XD[0:15]
t_en(XD)XWEL
t_d(XWEL-XD
)
DOUT
t_dis(XD)XRNW
t_h(XD)XWEH
t_{su(XRDYasynchL)XCOHL}
t_{h(XRDYasynchL)}
t_{e(XRDYasynchH)}
t_{su(XRDYasynchH)XCOHL}
XREADY(Asynch)
See Note D
See Note E
Legend:
= Don’t care. Signal can be high or low during this time.
NOTES: A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an
alignment cycle before an access to meet this requirement.
B. During alignment cycles, all signals transitions to their inactive state.
C. During inactive cycles, the XINTF address bus always holds the last address put out on the bus. This includes alignment
cycles.
D. For each sample, setup time from the beginning of the access can be calculated as:
D = (XWRLEAD + XWRACTIVE −3 + n) t_c(XTIM) − t_{su(XRDYasynchL)XCOHL}
where n is the sample number: n = 1, 2, 3 and so forth.
E. Reference for the first sample is with respect to this point
E = (XWRLEAD + XWRACTIVE −2) t_c(XTIM)
Figure 6-34. Write With Asynchronous XREADY Access
XTIMING register parameters used for this example:
XRDLEAD XRDACTIVE XRDTRAIL USEREADY X2TIMING
N/A ⁽¹⁾
N/A ⁽¹⁾
N/A ⁽¹⁾
1
0
XWRLEAD
≥1
(1) N/A = "Don't care" for this example
XWRACTIVE
3
XWRTRAIL
≥1
READYMODE
1 = XREADY
(Asynch)
130 Electrical Specifications
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): SM320F2812-HT