|
M16C26A Datasheet, PDF (168/352 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES | |||
|
◁ |
M16C/26A Group (M16C/26A, M16C/26B, M16C/26T)
13. Serial I/O
Table 13.1.2.2. Registers to Be Used and Settings in UART Mode
Register
UiTB
UiRB
Bit
0 to 8
0 to 8
Function
Set transmission data (1)
Reception data can be read (1)
OER,FER,PER,SUM Error flag
UiBRG 0 to 7
Set a transfer rate
UiMR
SMD2 to SMD0 Set these bits to â1002â when transfer data is 7 bits long
Set these bits to â1012â when transfer data is 8 bits long
Set these bits to â1102â when transfer data is 9 bits long
CKDIR
Select the internal clock or external clock
STPS
Select the stop bit
PRY, PRYE
IOPOL(i=2)(4)
Select whether parity is included and whether odd or even
Select the TxD/RxD input/output polarity
UiC0
CLK0, CLK1
CRS
Select the count source for the UiBRG register
_______
_______
Select CTS or RTS to use
TXEPT
CRD
Transmit register empty flag
_______
_______
Enable or disable the CTS or RTS function
NCH
Select TxDi pin output mode
CKPOL
Set to â0â
UFORM
LSB first or MSB first can be selected when transfer data is 8 bits long. Set this
bit to â0â when transfer data is 7 or 9 bits long.
UiC1
TE
Set this bit to â1â to enable transmission
TI
Transmit buffer empty flag
RE
Set this bit to â1â to enable reception
RI
U2IRS (2)
U2RRM (2)
U2LCH (3)
U2ERE (3)
Reception complete flag
Select the source of UART2 transmit interrupt
Set to â0â
Set this bit to â1â to use UART2 inverted data logic
Set to â0â
U2SMR 0 to 7
Set to â0â
U2SMR2 0 to 7
Set to â0â
U2SMR3 0 to 7
Set to â0â
U2SMR4 0 to 7
Set to â0â
UCON
U0IRS, U1IRS
Select the source of UART0/UART1 transmit interrupt
U0RRM, U1RRM Set to â0â
CLKMD0
Invalid because CLKMD1 = 0
CLKMD1
RCSP
Set to â0â
_________
Set this bit to â1â to accept as input the UART0 CTS0 signal from the P64 pin or P70 pin
7
Set to â0â
NOTES:
1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to
bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
2. Set the bit 4 to bit 5 in the U0C1 and U1C1 registers to â0â. The U0IRS, U1IRS, U0RRM and U1RRM bits
are included in the UCON register.
3. Set the bit 6 to bit 7 in the U0C1 and U1C1 registers to â0â.
4. Set the bit 7 the U0MR and U1MR registers to â0â.
i=0 to 2
Rev. 2.00 Feb.15, 2007 page 151 of 329
REJ09B0202-0200
|
▷ |