English
Language : 

M16C26A Datasheet, PDF (125/352 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES
M16C/26A Group (M16C/26A, M16C/26B, M16C/26T)
12. Timer
12.2 Timer B
Note
The TB2IN pin for Timer B2 is not available in 42-pin package.
[Precautions when using Timer B2]
• Event Counter Mode The external input signals cannot be counted. Set the TCK1 bit in the
TB2MR register to “1” when using the Event Count Mode.
• Pulse Period/Pulse Width Measurement Mode
This mode connot be used.
Figure 12.2.1 shows a block diagram of the timer B. Figures 12.2.2 and 12.2.3 show registers related to the
timer B.
Timer B supports the following four modes. Use the TMOD1 and TMOD0 bits in the TBiMR register (i = 0 to
2) to select the desired mode.
• Timer mode: The timer counts an internal count source.
• Event counter mode: The timer counts pulses from an external device or overflows or underflows of
other timers.
• Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or
pulse width.
• A/D trigger mode: The timer starts counting by one trigger until the count value becomes 000016.
This mode is used together with simultaneous sample sweep mode or delayed trigger mode 0 of A/D
converter to start A/D conversion.
Clock source selection
f1 or f2
f8
f32
fC32
• Timer mode
• Pulse period/, pulse width measuring mode
• A/D trigger mode
Clock selection
• Event counter
Data bus high-order bits
Data bus low-order bits
Low-order 8 bits
Reload register
High-order 8 bits
Counter
TBiIN
(i = 0 to 2)
Polarity switching,
edge pulse
Can be selected in
onlyevent counter mode
TBj overflow (1)
(j = i – 1, except j = 2 if i = 0)
NOTE:
1. Overflow or underflow.
TABSR register
Counter reset circuit
TBi
Timer B0
Timer B1
Timer B2
Address
039116 - 039016
039316 - 039216
039516 - 039416
TBj
Timer B2
Timer B0
Timer B1
Figure 12.2.1. Timer B Block Diagram
Rev. 2.00 Feb.15, 2007 page 108 of 329
REJ09B0202-0200