M16C26A Datasheet, PDF(128/352 Page) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

M16C26A Datasheet, PDF (128/352 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES

◁

M16C/26A Group (M16C/26A, M16C/26B, M16C/26T)

12. Timer

12.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 12.2.1.1). Figure 12.2.1.1

shows TBiMR register in timer mode.

Table 12.2.1.1 Specifications in Timer Mode

Item

Specification

Count source

f1, f2, f8, f32, fC32

Count operation

â¢ Down-count

â¢ When the timer underflows, it reloads the reload register contents and

continues counting

Divide ratio

Count start condition

1/(n+1) n: set value of TBi register (i= 0 to 2) 000016 to FFFF16

Set TBiS bit(1) to â1â (= start counting)

Count stop condition

Set TBiS bit to â0â (= stop counting)

Interrupt request generation timing Timer underflow

TBiIN pin function

I/O port

Read from timer

Count value can be read by reading TBi register

Write to timer

â¢ When not counting and until the 1st count source is input after counting start

Value written to TBi register is written to both reload register and counter

â¢ When counting (after 1st count source input)

Value written to TBi register is written to only reload register

(Transferred to counter when reloaded next)

NOTE:

1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register.

Timer Bi mode register (i= 0 to 2)

b7 b6 b5 b4 b3 b2 b1 b0

00

Symbol

TB0MR to TB2MR

Address

039B16 to 039D16

After reset

00XX00002

Bit symbol

Bit name

Function

RW

TMOD0

Operation mode select bit

b1 b0

0 0 : Timer mode or A/D trigger mode

RW

TMOD1

RW

MR0

Has no effect in timer mode

RW

MR1

Can be set to â0â or â1â

RW

MR2

TB0MR register

Must be set to â0â in timer mode

RW

TB1MR, TB2MR registers

Nothing is assigned. When write, set to â0â. When read, its

content is indeterminate

MR3

When write in timer mode, set to â0â. When read in timer mode, its

content is indeterminate.

RO

TCK0

Count source select bit

b7 b6

0 0 : f1 or f2

RW

0 1 : f8

TCK1

1 0 : f32

RW

1 1 : fC32

Figure 12.2.1.1 TBiMR Register in Timer Mode

Rev. 2.00 Feb.15, 2007 page 111 of 329

REJ09B0202-0200

▷