M16C26A Datasheet, PDF(160/352 Page) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

M16C26A Datasheet, PDF (160/352 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES

◁

M16C/26A Group (M16C/26A, M16C/26B, M16C/26T)

13. Serial I/O

Table 13.1.1. 2. Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Register

UiTB(3)

UiRB(3)

Bit

0 to 7

0 to 7

Function

Set transmission data

Reception data can be read

OER

Overrun error flag

UiBRG

UiMR(3)

0 to 7

SMD2 to SMD0

Set a transfer rate

Set to â0012â

CKDIR

IOPOL(i=2)(4)

Select the internal clock or external clock

Set to â0â

UiC0

CLK1 to CLK0

CRS

Select the count source for the UiBRG register

_______

_______

Select CTS or RTS to use

TXEPT

CRD

Transmit register empty flag

_______

_______

Enable or disable the CTS or RTS function

NCH

Select TxDi pin output mode

CKPOL

Select the transfer clock polarity

UFORM

Select the LSB first or MSB first

UiC1

TE

Set this bit to â1â to enable transmission/reception

TI

Transmit buffer empty flag

RE

Set this bit to â1â to enable reception

RI

U2IRS (1)

U2RRM (1)

U2LCH(3)

U2ERE(3)

Reception complete flag

Select the source of UART2 transmit interrupt

Set this bit to â1â to use UART2 continuous receive mode

Set this bit to â1â to use UART2 inverted data logic

Set to â0â

U2SMR 0 to 7

Set to â0â

U2SMR2 0 to 7

Set to â0â

U2SMR3 0 to 2

Set to â0â

NODC

Select clock output mode

4 to 7

Set to â0â

U2SMR4 0 to 7

Set to â0â

UCON

U0IRS, U1IRS

Select the source of UART0/UART1 transmit interrupt

U0RRM, U1RRM Set this bit to â1â to use continuous receive mode

CLKMD0

Select the transfer clock output pin when CLKMD1 = 1

CLKMD1

RCSP

Set this bit to â1â to output UART1 transfer clock from two pins

_________

Set this bit to â1â to accept as input the UART0 CTS0 signal from the P64 pin or P70 pin

7

Set to â0â

NOTES:

1. Set bit 4 and bit 5 in the U0C1 and U1C1 register are set to â0â. The U0IRS, U1IRS, U0RRM and U1RRM

bits are in the UCON register.

2. Not all register bits are described above. Set those bits to â0â when writing to the registers in clock synchro-

nous serial I/O mode.

3. Set the bit 6 and bit 7 in the U0C1 and U1C1 register to "0".

4. Set the bit 7 in the U0MR and U1MR register to "0".

i=0 to 2

Rev. 2.00 Feb.15, 2007 page 143 of 329

REJ09B0202-0200

▷