N25Q032A13E1241F Datasheet, PDF (70/153 Pages) Micron Technology – 32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with 108 MHz SPI bus interface

Instructions
N25Q032 - 3 V
several Quad Input Fast Program (QIFP) sequences each containing only a few bytes See
Table 31.: AC Characteristics.
Chip Select (S) must be driven High after the eighth bit of the last data byte has been
latched in; otherwise, the Quad Input Fast Program (QIFP) instruction is not executed.
As soon as Chip Select (S) is driven High, the self-timed Page Program cycle (whose
duration is tPP) is initiated. While the Quad Input Fast Program (QIFP) cycle is in progress,
the Status Register may be read to check the value of the Write In Progress (WIP) bit. The
Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and 0 when it is
completed. At some unspecified time before the cycle is completed, the Write Enable Latch
(WEL) bit is reset. Alternately, it is possible to read the Flag Status Register to check if the
internal modify cycle is finshed.
A Quad Input Fast Program (QIFP) instruction applied to a page that belongs to a hardware
or software protected sector is not executed.
A Quad Input Fast Program cycle can be paused by mean of Program/Erase Suspend
(PES) instruction and resumed by mean of Program/Erase Resume (PER) instruction.
Figure 24. Quad Input Fast Program instruction sequence
S
0 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
C
DQ0
Instruction
*24-bit Address
Data In
1
2
Data In
3
4
Data In
5
6
23 22 21 3 2 1 0 4 0 4 0 4 0 4 0 4 0 4 0
DQ1
DQ2
DQ3
‘1’
Don’t Care
Don’t Care
Don’t Care
*Address bit A23 is “Don’t Care.”
*Address bits A23 and A22 are “Don’t Care.”
515151 515151
626262 626262
737373737373
MSB MSB MSB MSB MSB MSB
9.1.16
Quad Input Extended Fast Program
The Quad Input Extended Fast Program (QIEFP) instruction is very similar to the Quad
Input Fast Program (QIFP), except that the address bits are shifted in on four pins (pin DQ0,
pin DQ1, pin W/VPP/DQ2 and pin HOLD/DQ3) instead of only one.
70/153
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.