N25Q032A13E1241F Datasheet, PDF (111/153 Pages) Micron Technology – 32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with 108 MHz SPI bus interface

N25Q032 - 3 V
Instructions
Figure 78. Quad Command Page Program instruction sequence QIO-SPI, 02h
S
Mode 3
C _{Mode 0}
DQ0
515 517 519
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 514 516 518
*24-bit Address
20 16 12 8 4 0
1
40
Data In
2
3
4040
4
40
Data In
254 255
4040
256
40
DQ1
21 17 13 9 5 1 5 1 5 1 5 1 5 1
5151 51
DQ2
22 18 14 10 6 2 6 2 6 2 6 2 6 2
6 262 62
DQ3
23 19 15 11 7 3 7 3 7 3 7 3 7 3
MSB MSB MSB
7373 73
MSB MSB MSB
*Address bits A[23:22] are “Don’t Care.”
Figure 79. Quad Command Page Program instruction sequence QIO-SPI, 12h
S
Mode 3
C _{Mode 0}
DQ0
515 517 519
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 514 516 518
*24-bit Address
20 16 12 8 4 0
1
40
Data In
2
3
4040
4
40
Data In
254 255
4040
256
40
DQ1
21 17 13 9 5 1 5 1 5 1 5 1 5 1
5151 51
DQ2
22 18 14 10 6 2 6 2 6 2 6 2 6 2
6 262 62
DQ3
23 19 15 11 7 3 7 3 7 3 7 3 7 3
MSB MSB MSB
7373 73
MSB MSB MSB
*Address bits A[23:22] are “Don’t Care.”
111/153
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.