N25Q032A13E1241F Datasheet, PDF (121/153 Pages) Micron Technology – 32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with 108 MHz SPI bus interface

N25Q032 - 3 V
Instructions
Figure 93. Read NV Configuration Register instruction sequence QIO-SPI
S
012345
C
Instruction
Nonvolatile Configuration
Register Out
DQ0
4 0 12 8
DQ1
5 1 13 9
DQ2
6 2 14 10
9.3.21
DQ3
7 3 15 11
LS Byte MS Byte
Write NV Configuration Register
The Write Non Volatile Configuration register (WRNVCR) instruction allows new values to
be written to the Non Volatile Configuration register. Before it can be accepted, a write
enable (WREN) instruction must previously have been executed.
Except for the parallelizing of the instruction code and the input data on the four pins DQ0,
DQ1, DQ2 and DQ3, the instruction functionality is exactly the same as the Write Non
Volatile Configuration Register (WRNVCR) instruction of the Extended SPI protocol.
121/153
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.