English
Language : 

N25Q032A13E1241F Datasheet, PDF (45/153 Pages) Micron Technology – 32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with 108 MHz SPI bus interface
N25Q032 - 3 V
7
Protection modes
Protection modes
There are protocol-related and specific hardware and software protection modes. They are
described below.
7.1
SPI Protocol-related protections
This applies to all three protocols. The environments where non-volatile memory devices
are used can be very noisy. No SPI device can operate correctly in the presence of
excessive noise. To help combat this, the N25Q032 features the following data protection
mechanisms:
z Power On Reset and an internal timer (tVTW) can provide protection against
inadvertent changes while the power supply is outside the operating specification.
z Program, Erase, and Write Status Register instructions are checked to ensure the
instruction includes a number of clock pulses that is a multiple of a byte before they are
accepted for execution.
z All instructions that modify data must be preceded by a Write Enable (WREN)
instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state
by the following events (in Extended SPI protocol mode):
– Power-up
– Write Disable (WRDI) instruction completion
– Write Status Register (WRSR) instruction completion
– Write to Lock Register (WRLR) instruction completion
– Program OTP (POTP) instruction completion
– Page Program (PP) instruction completion
– Dual Input Fast Program (DIFP) instruction completion
– Dual Input Extended Fast Program (DIEFP) instruction completion
– Quad Input Fast Program (QIFP) instruction completion
– Quad Input Extended Fast Program (QIEFP) instruction completion
– Subsector Erase (SSE) instruction completion
– Sector Erase (SE) instruction completion
– Bulk Erase (BE) instruction completion
– Write Non-Volatile Configuration Register (WRNVCR) instruction completion
This bit is also returned to its reset state after all the analogous events in DIO-SPI and QIO-
SPI protocol modes.
45/153
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.