N25Q032A13E1241F Datasheet, PDF (52/153 Pages) Micron Technology – 32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with 108 MHz SPI bus interface

Instructions
9
Instructions
N25Q032 - 3 V
Note:
The device can work in three different protocols: Extended SPI, DIO-SPI and QIO-SPI.
Each protocol has a dedicated instruction set, and each instruction set features the same
functionality:
z Read, program and erase the memory and the 64 byte OTP area,
z Suspend and resume the program or erase operations,
z Read and modify all the registers, read the Serial Flash Discovery Parameter area
(SFDP), and read the device ID: please note that in this case there is a small
functionality difference among the single and the multiple I/O read ID instructions. See
Section 9.2.1: Multiple I/O Read Identification protocol and Section 9.3.1: Multiple I/O
Read Identification (MIORDID).
The application can choose in every time of the device life which protocol to use by setting
the dedicated bits either in the Non Volatile Configuration Register or the Volatile Enhanced
Configuration Register.
In multiple SPI protocols, all instructions, addresses, and data are parallel on two lines (DIO-
SPI protocol) or four lines (QIO-SPI protocol).
All instructions, addresses and data are shifted in and out of the device, most significant bit
first.
Serial Data input(s) is (are) sampled on the first rising edge of Serial Clock (C) after Chip
Select (S) is driven Low. Then, the one-byte instruction code must be shifted in to the
device, most significant bit first, on Serial Data input(s), each bit being latched on the rising
edges of Serial Clock (C). Instruction code is shifted into the device just on DQ0 in Extended
SPI protocol, on DQ0 and DQ1 in DIO-SPI protocol and on DQ0, DQ1, DQ2, and DQ3 in
QIO-SPI protocol.
In standard mode every instruction sequence starts with a one-byte instruction code.
Depending on the instruction, this might be followed by address bytes, or by data bytes, or
by both or none.
In XIP modes only read operation and exit XIP mode can be performed, and to read the
memory content no instructions code are needed: the device directly receives addresses
and after a configurable number of dummy clock cycles, it outputs the required data.
9.1
Extended SPI Instructions
In Extended SPI protocol instruction set the instruction code is always shifted into the device
just on DQ0 pin, while depending on the instruction addresses and input/output data can run
on single, two or four wires.
In the case of a Read Instructions Data Bytes (READ), Read Data Bytes at Higher Speed
(FAST_READ), Dual Output Fast Read (DOFR), Dual Input/Output Fast Read (DIOFR),
Quad Output Fast Read (QOFR), Quad Input/Output Fast Read (QIOFR), Read OTP
(ROTP), Read Lock Registers (RDLR), Read Status Register (RDSR), Read Flag Status
Register (RFSR), Read NV Configuration Register (RDNVCR), Read Volatile Configuration
Register (RDVCR), Read Volatile Enhanced Configuration Register (RDVECR), Read Serial
Flash Discovery Parameter (RDSFDP), and Read Identification (RDID) instruction, the
shifted-in instruction sequence is followed by a data-out sequence. Chip Select (S) can be
driven High after any bit of the data-out sequence is being shifted out.
52/153
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.