English
Language : 

N25Q032A13E1241F Datasheet, PDF (10/153 Pages) Micron Technology – 32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with 108 MHz SPI bus interface
List of figures
M25Q032 - 3 V
Figure 49. Dual Command Page Program instruction sequence DIO-SPI, 02h . . . . . . . . . . . . . . . . . 92
Figure 50. Dual Command Page Program instruction sequence DIO-SPI, A2h . . . . . . . . . . . . . . . . . 93
Figure 51. Dual Command Page Program instruction sequence DIO-SPI, D2h . . . . . . . . . . . . . . . . . 93
Figure 52. Program OTP instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Figure 53. Subsector Erase instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Figure 54. Sector Erase instruction sequence DIO-SPI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Figure 55. Bulk Erase instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Figure 56. Program/Erase Suspend instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Figure 57. Program/Erase Resume instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Figure 58. Read Status Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Figure 59. Write Status Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Figure 60. Read Lock Register instruction and data-out sequence DIO-SPI. . . . . . . . . . . . . . . . . . . . 98
Figure 61. Write to Lock Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Figure 62. Read Flag Status Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . 99
Figure 63. Clear Flag Status Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . 99
Figure 64. Read NV Configuration Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . 100
Figure 65. Write NV Configuration Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . 100
Figure 66. Read Volatile Configuration Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . 101
Figure 67. Write Volatile Configuration Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . 101
Figure 68. Read Volatile Enhanced Configuration Register instruction sequence DIO-SPI . . . . . . . 102
Figure 69. Write Volatile Enhanced Configuration Register instruction sequence DIO-SPI . . . . . . . 102
Figure 70. Multiple I/O Read Identification instruction and data-out sequence QIO-SPI . . . . . . . . . . 105
Figure 71. Quad Read Serial Flash Discovery Parameter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
Figure 72. Quad Command Fast Read instruction and data-out sequence QIO-SPI, 0Bh . . . . . . . . 107
Figure 73. Quad Command Fast Read instruction and data-out sequence QIO-SPI, 6Bh . . . . . . . . 107
Figure 74. Quad Command Fast Read instruction and data-out sequence QIO-SPI, EBh . . . . . . . . 108
Figure 75. Read OTP instruction and data-out sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Figure 76. Write Enable instruction sequence QIO-SPI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Figure 77. Write Disable instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
Figure 78. Quad Command Page Program instruction sequence QIO-SPI, 02h. . . . . . . . . . . . . . . . 111
Figure 79. Quad Command Page Program instruction sequence QIO-SPI, 12h. . . . . . . . . . . . . . . . 111
Figure 80. Quad Command Page Program instruction sequence QIO-SPI, 32h. . . . . . . . . . . . . . . . 112
Figure 81. Program OTP instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
Figure 82. Subsector Erase instruction sequence QIO-SPI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
Figure 83. Sector Erase instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Figure 84. Bulk Erase instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Figure 85. Program/Erase Suspend instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . 115
Figure 86. Program/Erase Resume instruction sequence QIO-SPI. . . . . . . . . . . . . . . . . . . . . . . . . . 116
Figure 87. Read Status Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Figure 88. Write Status Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Figure 89. Read Lock Register instruction and data-out sequence QIO-SPI . . . . . . . . . . . . . . . . . . 118
Figure 90. Write to Lock Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Figure 91. Read Flag Status Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . 120
Figure 92. Clear Flag Status Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . 120
Figure 93. Read NV Configuration Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . 121
Figure 94. Write NV Configuration Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . 122
Figure 95. Read Volatile Configuration Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . 123
Figure 96. Write Volatile Configuration Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . 124
Figure 97. Read Volatile Enhanced Configuration Register instruction sequence QIO-SPI . . . . . . . 124
Figure 98. Write Volatile Enhanced Configuration Register instruction sequence QIO-SPI . . . . . . . 125
Figure 99. N25Q032 Read functionality Flow Chart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Figure 100. XIP mode directly after power on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
10/153
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.