PIC18F2331 Datasheet, PDF (44/396 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High Performance PWM and A/D

PIC18F2331/2431/4331/4431
3.5.2 EXIT BY RESET
Normally, the device is held in Reset by the Oscillator
Start-up Timer (OST) until the primary clock (defined in
Configuration register 1H) becomes ready. At that time,
the OSTS bit is set and the device begins executing
code.
Code execution can begin before the primary clock
becomes ready. If either the Two-Speed Start-up (see
Section 22.3 “Two-Speed Start-up”) or Fail-Safe
Clock Monitor (see Section 22.4 “Fail-Safe Clock
Monitor”) are enabled in Configuration Register 1H,
the device may begin execution as soon as the Reset
source has cleared. Execution is clocked by the
INTOSC multiplexer driven by the internal oscillator
block. Since the OSCCON register is cleared following
all Resets, the INTRC clock source is selected. A
higher speed clock may be selected by modifying the
IRCF bits in the OSCCON register. Execution is
clocked by the internal oscillator block until either the
primary clock becomes ready, or a power-managed
mode is entered before the primary clock becomes
ready; the primary clock is then shut down.
3.5.3 EXIT BY WDT TIME-OUT
A WDT time-out will cause different actions depending
on which power-managed mode the device is in when
the time-out occurs.
If the device is not executing code (all idle modes and
Sleep mode), the time-out will result in a wake from the
power-managed mode (see Section 3.2 “Sleep
Mode” through Section 3.4 “Run Modes”).
If the device is executing code (all run modes), the
time-out will result in a WDT Reset (see Section 22.2
“Watchdog Timer (WDT)”).
The WDT timer and postscaler are cleared by execut-
ing a SLEEP or CLRWDT instruction, the loss of a cur-
rently selected clock source (if the Fail-Safe Clock
Monitor is enabled), and modifying the IRCF bits in the
OSCCON register if the internal oscillator block is the
system clock source.
3.5.4
EXIT WITHOUT AN OSCILLATOR
START-UP DELAY
Certain exits from power-managed modes do not
invoke the OST at all. These are:
• PRI_IDLE mode where the primary clock source
is not stopped; and
• the primary clock source is not any of LP, XT, HS
or HSPLL modes.
In these cases, the primary clock source either does
not require an oscillator start-up delay, since it is
already running (PRI_IDLE), or normally does not
require an oscillator start-up delay (RC, EC, and INTIO
oscillator modes).
However, a fixed delay (approximately 10 µs) following
the wake event is required when leaving Sleep and idle
modes. This delay is required for the CPU to prepare
for execution. Instruction execution resumes on the first
clock cycle following this delay.
3.6 INTOSC Frequency Drift
The factory calibrates the internal oscillator block out-
put (INTOSC) for 8 MHz. However, this frequency may
drift as VDD or temperature changes, which can affect
the controller operation in a variety of ways.
It is possible to adjust the INTOSC frequency by modi-
fying the value in the OSCTUNE register. This has the
side effect that the INTRC clock source frequency is
also affected. However, the features that use the
INTRC source often do not require an exact frequency.
These features include the Fail-Safe Clock Monitor, the
Watchdog Timer and the RC_RUN/RC_IDLE modes
when the INTRC clock source is selected.
Being able to adjust the INTOSC requires knowing
when an adjustment is required, in which direction it
should be made, and in some cases, how large a
change is needed. Three examples follow, but other
techniques may be used.
DS39616B-page 42
Preliminary
 2003 Microchip Technology Inc.