PIC18F2331 Datasheet, PDF (238/396 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High Performance PWM and A/D

PIC18F2331/2431/4331/4431
19.3.5 BREAK CHARACTER SEQUENCE
The enhanced USART module has the capability of
sending the special break character sequences that
are required by the LIN bus standard. The break char-
acter transmit consists of a Start bit, followed by 12 ‘0’
bits and a Stop bit. The frame break character is sent
whenever the SENDB and TXEN bits (TXSTA<3> and
TXSTA<5>) are set, while the transmit shift register is
loaded with data. Note that the value of data written to
TXREG will be ignored and all ‘0’s will be transmitted.
The SENDB bit is automatically reset by hardware after
the corresponding Stop bit is sent. This allows the user
to preload the transmit FIFO with the next transmit byte
following the break character (typically, the sync char-
acter in the LIN specification).
Note that the data value written to the TXREG for the
break character is ignored. The write simply serves the
purpose of initiating the proper sequence.
The TRMT bit indicates when the transmit operation is
active or idle, just as it does during normal transmis-
sion. See Figure 19-9 for the timing of the break
character sequence.
19.3.5.1 Break and Sync Transmit Sequence
The following sequence will send a message frame
header made up of a break, followed by an auto-baud
sync byte. This sequence is typical of a LIN bus master.
1. Configure the USART for the desired mode.
2. Set the TXEN and SENDB bits to setup the
break character.
3. Load the TXREG with a dummy character to
initiate transmission (the value is ignored).
4. Write ‘55h’ to TXREG to load the Sync character
into the transmit FIFO buffer.
5. After the break has been sent, the SENDB bit is
reset by hardware. The sync character now
transmits in the Pre-Configured mode.
When the TXREG becomes empty, as indicated by the
TXIF, the next data byte can be written to TXREG.
19.3.6 RECEIVING A BREAK CHARACTER
The enhanced USART module can receive a break
character in two ways.
The first method forces to configure the baud rate at a
frequency of 9/13 the typical speed. This allows for the
Stop bit transition to be at the correct sampling location
(13 bits for break versus Start bit and 8 data bits for typ-
ical data).
The second method uses the auto-wake-up feature
described in Section 19.3.4 “Auto-Wake-up on
SYNC BREAK Character”. By enabling this feature,
the USART will sample the next two transitions on RX/
DT, cause an RCIF interrupt, and receive the next data
byte followed by another interrupt.
Note that following a break character, the user will
typically want to enable the auto-baud rate detect
feature. For both methods, the user can set the ABD bit
before placing the USART in its Sleep mode.
FIGURE 19-9:
SEND BREAK CHARACTER SEQUENCE
Write to TXREG
BRG Output
(Shift Clock)
TX (pin)
TXIF bit
(Transmit Buffer
Reg. Empty Flag)
TRMT bit
(Transmit Shift
Reg. Empty Flag)
SENDB
(Transmit Shift
Reg. Empty Flag)
Dummy Write
Start Bit
Bit 0
Bit 1
Break
SENDB Sampled Here
Bit 11
Stop Bit
Auto-Cleared
DS39616B-page 236
Preliminary
 2003 Microchip Technology Inc.